











































































14 14	 Inpu A In Outp A 	A t signal LUOp (nstructi out sign LUOpe	LU (2 bits on [1 als: ratio	C (s), Fur 4-12]) n con	ont7 trol s	tro (7 bit signal	┃ — s, Ins Is (4 t h Ta	Tr struct bits)	utl	ר T 1-25]	, Fun	D le act3 (3	3 bits,
	AL	ALUOp Funct7 field Funct3 field ALUOne								ALUOper			
	ALUOpi	ALUOp0	I[31]	I[30]	I[29]	I[28]	I[27]	I[26]	I[25]	I[14]	I[13]	I[12]	ation
	0	0	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	0010
	Х	1	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	0110
	1	Х	0	0	0	0	0	0	0	0	0	0	0010
	1	Х	0	1	0	0	0	0	0	0	0	0	0110
	1	Х	0	0	0	0	0	0	0	1	1	1	0000
	1	Х	0	0	0	0	0	0	0	1	1	0	0001
	✤ Tal	ole is f	rom	Figu	ire 4	.13 i	in Te	xtbo	ook				39

 2) "Main Control" Unit * Generates control signals for: Register file, data memory, multiplexers, AND gate (branch related), ALUOp (2 bits), etc. * Control signals derived from instruction Opcode 											
	Name (Rit positio	n) ot of	Fields								
	(Bit positio	") <u>31:25</u>	24:20	19:15	14:12	11:7	6:0				
(a)	R-type	funct7	rs2	rs1	funct3	rd	opcode				
(b)	l-type	immediate	e[11:0]	rs1	funct3	rd	opcode				
		· · · · · · · · · · · · · · · · · · ·			1						
(c)	S-type	immed[11:5]	rs2	rs1	funct3	immed[4:0]	opcode				
(d)	SB-type	immed[12,10:5]	rs2	rs1	funct3	immed[4:1,11]	opcode				
							40				

















