




# Edge detection circuit






Board

# Finite State Machines (FSM) in VHDL

Sequential circuits are modeled as FSM's because they transit among a finite number of internal states.



Example of Mealy machine: Edge detector of rising edges



VHDL description: "Two process model"

```
library ieee;
use ieee.std_logic-1164.all;
```

```
entity edge_detect is
port ( clk, reset, level : in std_logic;
      tick : out std_logic);
end edge_detect;
```

architecture MEALY\_ARCH of edge\_detect is

```
type state-type ( S0, S1);
signal state-current, state-next : state-type;
```

begin

-- state register; process #1

```
process (clk, reset)
begin
```

```
if (reset = '1') then
```

```
state-current <= S0;
```

```
elseif (clk'event and clk = '1') then
```

```
state-current <= state-next;
```



```
end if;
```


```
end process;
```

-- next state and output logic; process #2

```
process (state-current, level)
begin
```

```
state-next <= state-current;
```

```
tick <= '0';
```



case state-current is

when S0 =>

```
if level = '1' then
```

```
state-next <= S1;
```

```
tick <= '1';
```

```
end if;
```

when S1 =>

```
if level = '0' then
```

```
state-next <= S0;
```

```
end if;
```

```
end case;
```

```
end process;
```

```
end MEALY_ARCH;
```

"imagine" them being executed concurrently.

describes how states are transitioned from one to another.