



- Introduction
- •NVIC and Interrupt Control
- Program Image and Start-up Sequence





	Interrupts
•An in	terrupt is the automatic transfer of software execution
in res	sponse to a hardware event that is asynchronous with
the c	urrent software execution
•This h	nardware event is called a trigger and it breaks the
exect	ution flow of the main thread of the program
•The e	event causes the CPU to stop executing the current
progr	ram and begin executing a special piece of code called
an in	terrupt handler or interrupt service routine (ISR)
•Typic inter	ally, the ISR does some work and then resumes the rupted program
inter	rupted program





	List of	f Sys [.]	tem Exceptions
Number	Exception type	Priority ^a	Function
1	Reset	-3	Reset
2	NMI	-2	Non-Maskable Interrupt
3	Hard Fault	-1	All classes of Fault, when the fault cannot activate because of priority or the Configurable Fault handler has been disabled.
4	Memory Management ^c	Configurable ^b	MPU mismatch, including access violation and no match. This is used even if the MPU is disabled or not present.
5	Bus Fault ^c	Configurable	Pre-fetch fault, memory access fault, and other address/memory related.
6	Usage Fault ^c	Configurable	Usage fault, such as Undefined instruction executed or illegal state transition attempt.
7	SecureFault ^d	Configurable	SecureFault is available when the CPU runs in <i>Secure state</i> . It is triggered by the various security checks that are performed. For example, when jumping from Non-secure code to an address in Secure code that is not marked as a valid entry point.
8-10		-	RESERVED
11	SVCall	Configurable	System service call with SVC instruction.
12	Debug Monitor ^c	Configurable	Debug monitor - for software based debug.
13	-	-	RESERVED
14	PendSV	Configurable	Pending request for system service.
15	SysTick	Configurable	System tick timer has fired.

Table 8.1:	List of exceptions i	n the Cortex-M0 a	nd Cortex-M0+ processors
Exception number	Exception type	Priority	Descriptions
1	Reset	-3 (Highest)	Reset
2	NMI	-2	Non-Maskable Interrupt
3	HardFault	-1	Fault handling exception
4-10	Reserved	NA	_
11	SVCall	Programmable	Supervisor call via SVC instruction
12-13	Reserved	NA	_'
14	PendSV	Programmable	Pendable request for system service
15	SysTick	Programmable	System Tick Timer
16	Interrupt #0	Programmable	External Interrupt #0
17	Interrupt #1	Programmable	External Interrupt #1
47	Interrupt #31	Programmable	External Interrupt #31









Interrupt Programming •PRIMASK - Interrupt Mask Special Register •A 1-bit wide interrupt mask register •When set, it disables (i.e., blocks) all interrupts apart from the Non-Maskable Interrupt (NMI) and the HardFault exception •When reset, it enables interrupts; means to allow interrupts at this time

Interrupt Programming

•To activate an "interrupt source" we need to set its priority and enable that source in NVIC

Activate = Set priority + Enable source in NVIC

•This activation is in addition to the "enable" step discussed earlier







 The Internet – To set – To cle 	Inter errupt Er the enab ear the ena	rupt nable re le bit, w able bit,	Ena egiste e writ you n	ble ar or is programe to the SP eed to wri	nd Clear Enable rammed via two addre ETENA register address te to the CLRENA register	esses address
	Address	Name	Туре	Reset value	Descriptions	
	0xE000E100 0xE000E180	SETENA	R/W R/W	0x0000000 0x00000000	Set enable for interrupt 0 to 31. Write 1 to set bit to 1, write 0 has no effect. Bit[0] for Interrupt #0 (exception #16) Bit[1] for Interrupt #1 (exception #17) Bit[31] for Interrupt #31 (exception #47) Read value indicates the current enable status Clear enable for interrupt 0 to 31. Write 1 to clear bit to 0, write 0 has no effect. Bit[0] for Interrupt #0 (exception #16) Bit[31] for Interrupt #31 (exception #47) Read value indicates the current enable	

Interrupt Pending and Clear Pending

- If an interrupt takes place but cannot be executed immediately (e.g., if another higher-priority interrupt handler is running), it will be pended
- The interrupt pending status can be accessed through the Interrupt Set Pending (SETPEND) and Interrupt Clear Pending (CLRPEND) registers

	Table	8.5:	Interrupt	Pending	Set	and	Clear	Registe
--	-------	------	-----------	---------	-----	-----	-------	---------

Address	Name	Туре	Reset value	Descriptions
0xE000E200	SETPEND	R/W	0x00000000	Set pending for interrupt 0 to 31. Write 1 to set bit to 1, write 0 has no effect. Bit[0] for Interrupt #0 (exception #16) Bit[1] for Interrupt #1 (exception #17) Bit[31] for Interrupt #31 (exception #47) Read value indicates the current pending
0xE000E280	CLRPEND	R/W	0x00000000	status Clear pending for interrupt 0 to 31. Write 1 to clear bit to 0, write 0 has no effect. Bit[0] for Interrupt #0 (exception #16) Bit[31] for Interrupt #31 (exception #47) Read value indicates the current pending status











SYSTICK Timer Control and Status Registers

Table 10.1: SysTick register names in CMSIS

Register	CMSIS Name	Details	Address
SysTick Control and Status	SysTick->CTRL	Table 10.2	0xE000E010
Register			
SysTick Reload Value Register	SysTick->LOAD	Table 10.3	0xE000E014
SysTick Current Value Register	SysTick->VAL	Table 10.4	0xE000E018
SysTick Calibration Value	SysTick->CALIB	Table 10.5	0xE000E01C
Register	-		

Table	10.2:	SysTick	control	and	status	register	(0xE000E010)	۱
aute		Systick	condition	and	scacus	regiscer	OVEDODEDID	I

EBits	Field	Туре	Reset value	Descriptions
31:17	Reserved	-	-	Reserved
16	COUNTFLAG	RO	0	Set to 1 when the SysTick timer reaches zero. Clear to 0 by reading of this register.
15:3	Reserved	-	-	Reserved
2	CLKSOURCE	R/W	0/1	Value of 1 indicates that the core clock is used for the SysTick timer. Otherwise a reference clock frequency (depending on MCU design) would be used.
1	TICKINT	R/W	0	SysTick interrupt enable. When this bit is set, the SysTick exception is generated when the SysTick timer count down to 0.
0	ENABLE	R/W	0	When set to 1 the SysTick timer is enabled. Otherwise the counting is disabled.

Simplified Procedure for Working with an Interrupt

- 1) Power up peripheral, if not powered by default
- 2) Configure clock for peripheral, if the case and necessary
- 3) Possibly configure other peripheral parameters
- 4) Enable the interrupt
- 5) Define or edit the ISR to include what is wanted to be done during servicing of the interrupt

27

Interrupt Service Routine (ISR)

• When an interrupt/exception takes place, a number of things happen:

1. Stacking (automatic pushing of eight registers' contents to stack) - PC, PSR (processor status register), RO–R3, R12, and LR (link register)

- 2. Vector fetch (reading the exception handler starting address from the vector table)
- 3. Exception vector starts to execute. On the entry of the exception handler, a number of registers are updated:
 - Stack pointer (SP) to new location
 - IPSR (low part of PSR) with new exception number
 - Program counter (PC) to vector handler
 - Link register (LR) to special value $\mathsf{EXC}_\mathsf{RETURN}$
- Several other registers get updated
- Latency: as short as 12 cycles
- At the end of the exception handler, an exception exit (a.k.a. interrupt return in some processors) is required to restore the system status so that the interrupted program can resume normal execution

Example 1 - Toggle LD2 with User Button

- Use interrupts to toggle the LD2 LED every time we press the user-programmable button, which is connected to the PC13 pin.
- We enable the interrupt of the EXTI line associated with the Px13 pins, that is EXTI4_15_IRQn.
- •We do that because EXTI lines 4 to 15 share the same IRQ inside the NVIC (and hence are serviced by the same ISR).
- This can be seen inside file: ° Drivers/CMSIS/Device/ST/STM32XXxx/Include/stm32l053xx.h
- Please also see Table 55 and Figure 30 from the MCU Reference Manual to double check this fact!

```
29
```

```
Opencient of the second s
```






```
    Done inside mx_TIM6_Init(void)

    ° Declared and defined inside main.c

    Called inside main()

static void MX_TIM6_Init(void)
      _HAL_RCC_TIM6_CLK_ENABLE();
    // configuration of Prescaler and Period are v. important!
    htim6.Instance = TIM6;
    htim6.Init.Prescaler = 15999;
    htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
    htim6.Init.Period = 499;
    htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
    if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
    {
        Error_Handler();
    // start the TIM Base generation in interrupt mode;
    HAL_TIM_Base_Start_IT(&htim6);
    // set priority 0 and enable this source of interrupts with the NVIC;
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
                                                                                           34
}
```


Credits and references (1) Carmine Noviello, Mastering STM32, Second Edition, 2022. (Required, Book 1). <u>Available to purchase</u> <u>online.</u> (2) Joseph Yiu, The Definitive Guide to ARM Cortex-M0 and Cortex-M0+ Processors, 2nd Ed., 2015. (Book 2). <u>Can be found online.</u>