

# Lecture 11

## DAC, ADC

*Cris Ababei*

*Dept. of Electrical and Computer Engineering*



MARQUETTE  
UNIVERSITY

**BE THE DIFFERENCE.**

1

1

## Outline


- Digital to Analog Converter (DAC)
- Analog to Digital Converter (ADC)

2


2

# Digital to Analog Converter (DAC)

- DAC - device that converts a digital number to an analog signal, which is proportional to a supplied reference voltage  $V_{REF}$



Example:  $(b_1 b_2 b_3 b_4)_2 = (0111)_2 = 7_{10}$



3

$$\begin{aligned}
 (1) \quad v_o &= k V_{REF} \cdot D_I \\
 &= k V_{REF} \left( b_1 \frac{1}{2} + b_2 \frac{1}{2^2} + \dots + b_n \frac{1}{2^n} \right) \\
 &= k \cdot V_{REF} \cdot \sum_{i=1}^n \frac{b_i}{2^i}
 \end{aligned}$$

Definitions:

- FSR  $\equiv$  full scale range  $V_{FSR} = k V_{REF}$
- FSU  $\equiv$  full scale value  $V_{FSU} = (1 - 2^{-n}) V_{FSR}$
- $\equiv$  LSB  $\equiv$  Resolution  $\frac{V_{FSR}}{2^n}$

- This is called a **multiplying DAC** because  $v_o$  is obtained by multiplying  $V_{REF} \times D_I$  :  $D_I = b_1 \cdot 2^{-1} + b_2 \cdot 2^{-2} + \dots + b_n \cdot 2^{-n}$

4

# DA Techniques


- Weighted resistor
- Weighted capacitor
- Voltage-mode R-2R ladder
- Current-mode R-2R ladder
- R-string (potentiometric)
- ...

5

5

## Weighted Resistor

- Drawbacks
  - Non-zero switch resistance
  - Wide spread of resistor values (exponential increase!)



$$\frac{v_o}{R_f} = -i_o$$

$$v_o = -\frac{R_f}{R} \cdot V_{REF} \left( b_1 \frac{1}{2} + b_2 \frac{1}{4} + b_3 \frac{1}{8} + \dots + b_n \frac{1}{2^n} \right)$$


6

6

## Voltage-mode R-2R Ladder


- Advantage

- We can interpolate between any  $V_L$  and  $V_H$



7

## Current-mode R-2R Ladder



8

$$\begin{cases} i_1 = \frac{V_{REF}}{2R} = \frac{V_{REF}}{R} \cdot \frac{1}{2} \\ i_2 = \frac{V_{REF}}{4R} = \frac{V_{REF}}{R} \cdot \frac{1}{2^2} \\ \dots \\ i_n = \frac{V_{REF}}{R} \cdot \frac{1}{2^n} \end{cases}$$

$$\frac{v_o}{R_f} = -i_o$$

$$v_o = -R_f \cdot i_o$$

OBS: Note that  $i_o + \bar{i}_o = (1 - 2^{-n}) \cdot \frac{V_{REF}}{R}$

independent of  $D_I = b_1 b_2 b_3 \dots b_n$ !

$\bar{i}_o$  is said to be complementary to  $i_o$


$$v_o = -\left(\frac{R_f}{R}\right) V_{REF} \cdot \left(b_1 \frac{1}{2} + b_2 \frac{1}{2^2} + \dots + b_n \frac{1}{2^n}\right)$$

$$\triangleq K = -\frac{R_f}{R}$$

$$v_o = K V_{REF} \left(b_1 \frac{1}{2} + b_2 \frac{1}{2^2} + \dots + b_n \frac{1}{2^n}\right)$$

9

## R-string (Potentiometric) Architecture



10

10

# R-string Architecture

## ● Advantages

- Simple; needs only identical resistors
- Fast for less than 8-10 bits
- Low-power
- Compatible with purely digital technologies

## ● Disadvantages

- $2^n$  resistors and  $2^n$  switches – high area and power
- High settling time for  $n > 10$

11

11

# STM32L053R8 MCU

## 15 Digital-to-analog converter (DAC)

### 15.1 Introduction

The DAC module is a 12-bit, voltage output digital-to-analog converter. The DAC can be configured in 8- or 12-bit mode and may be used in conjunction with the DMA controller. In 12-bit mode, the data could be left- or right-aligned. An input reference voltage,  $V_{REF+}$  (shared with ADC), is available. The output can optionally be buffered for higher current drive.

### 15.2 DAC1 main features

The devices integrate two DAC converters, featuring one output channel each: DAC\_OUT1 and DAC\_OUT2.


DAC1 main features are the following:

- One data holding register
- Left or right data alignment in 12-bit mode
- Synchronized update capability
- Noise-wave generation
- Triangular-wave generation
- Dual DAC channels with independent or simultaneous conversions
- DMA capability (including underrun detection)
- External triggers for conversion
- Input voltage reference,  $V_{REF+}$


*Source: MCU Reference Manual*

12

12



13




14

# Outline

- Digital to Analog Converter (DAC)
- Analog to Digital Converter (ADC)


# Analog to Digital Converter (ADC)

- ADC: provides the inverse function of DAC!



$$D_0 = b_1 \frac{1}{2} + b_2 \frac{1}{2^2} + \dots + b_n \frac{1}{2^n}$$

$$= \frac{V_I}{k \cdot V_{REF}} = \frac{V_I}{V_{FSR}}$$






# AD Techniques

- Charge redistribution converters
- Subranging converters
- Integrating-type converters
- Flash converters
- DAC based AD conversion (successive approximation register based converters)
- ...

17

17


# Flash converters




18

18

## DAC based AD conversion



Example:



4 clock cycles.  
SAR adjusts DAC's input code until DAC's output comes within  $\frac{1}{2}$  LSB of input voltage  $V_I$ !

19

19

## STM32L053R8 MCU

### 14 Analog-to-digital converter (ADC)

#### 14.1 Introduction

The 12-bit ADC is a **successive approximation analog-to-digital converter**. It has up to 19 multiplexed channels allowing it to measure signals from 16 external and 3 internal sources. A/D conversion of the various channels can be performed in single, continuous, scan or discontinuous mode. The result of the ADC is stored in a left-aligned or right-aligned 16-bit data register.

The analog watchdog feature allows the application to detect if the input voltage goes outside the user-defined higher or lower thresholds.

An efficient low-power mode is implemented to allow very low consumption at low frequency.

A built-in hardware oversampler allows analog performances to be improved while off-loading the related computational burden from the CPU.

Source: MCU Reference Manual

20

20



## References

- Sergio Franco, *Design with Operational Amplifiers and Analog Integrated Circuits*, McGraw Hill, 3rd edition, 2003.