

CLC401 Fast Settling, Wideband High Gain Monolithic Op Amp Space level versions also available. **General Description**

The CLC401 is a wideband, fast settling op amp designed for applications requiring gains greater than ±7. Constructed using an advanced complementary bipolar process and a proprietary design, the CLC401 features dynamic performance far beyond that of typical high speed monolithic op amps. For example, at a gain of +20, the -3dB bandwidth is 150MHz and the rise/fall time is only 2.5ns.

The wide bandwidth and linear phase (0.2° deviation from linear at 50MHz) and a very flat gain response makes the CLC401 ideal for many digital communication system applications. For example, demodulators need both DC coupling and high frequency amplification-requirements that are ordinarily difficult to meet.

The very fast 10ns settling to 0.1% and the ability to drive capacitive loads lend themselves well to flash A/D applications. Systems employing D/A converters also benefit from the settling time and also by the fact that current-to-voltage transimpedance amplification is easily accomplished.

The CLC401 provides a quick, effective design solution. Its stable operation over the entire ±7 to ±50 gain range precludes the need for external compensation. And, unlike many other high speed-op amps, the CLC401's power dissipation of 150mW is compatible with designs which must limit total power dissipation or power supply requirements.

The CLC401 is based on National's proprietary op amp topology that uses current feedback instead of the usual voltage feedback. This unique design has many advantages over conventional designs (such as settling time that is relatively independent of gain), yet it is used in basically the same way (see the gain equations in Figure 1 and Figure 2). However, an understanding of the topology will aid in achieving the best performance. The discussion below will proceed for the non-inverting gain configuration with the inverting mode analysis being very similar.

Enhanced Solutions (Military/Aerospace) SMD Number: 5962-89973

For more information, visit http://www.national.com/mil


Features

- -3dB bandwidth of 150MHz
- 0.1% settling in 10ns
- Low power, 150mW
- Overload and short circuit protected
- Stable without compensation
- Recommended gain range, ±7 to ±50


Applications


- Flash, precision A/D conversion
- Photodiode, CCD preamps
- IF processors
- High speed modems, radios
- Line drivers
- DC coupled log amplifiers
- High speed communications

Pulse Response



01274418





Ordering Information

Package	Temperature Range	Part Number	Package	NSC
	Industrial		Marking	Drawing
8-pin plastic DIP	–40°C to +85°C	CLC401AJP	CLC401AJP	N08E
8-pin plastic SOIC	–40°C to +85°C	CLC401AJE	CLC401AJE	M08A

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

±7V
60mA
$\pm V_{CC}$
5V

Junction Temperature Range+150°COperating Temperature Range-40°C to +85°CStorage Temperature Range-65°C to +150°CLead Solder Duration (+300°C)10 sec

Operating Ratings

Thermal Resistance					
Package	(θ_{JC})	(θ_{JA})			
MDIP	70°C/W	125°C/W			
SOIC	65°C/W	145°C/W			
MDIP	70°C/W	125°C/W			

Electrical Characteristics

(A_V= +20, V_{CC} = ±5V, R_L = 100 Ω , R_f =1.5k Ω ; unless specified).

Symbol	Parameter	Conditions	Тур	Max/Min Ratings (Note 2)		Units	
Ambient T	emperature	CLC401AJ	+25°C	-40°C	+25°C	+85°C	
Frequency	y Domain Response		I	1	1		
SSBW	-3dB Bandwidth	V _{OUT} < 2V _{PP}	150	>100	>100	>70	MHz
LSBW	1	V _{OUTt} < 5V _{PP}	100	>65	>65	>55	MHz
	Gain Flatness	V _{OUT} < 2V _{PP}					
GFPL	Peaking	<25MHz	0	<0.1	<0.1	<0.1	dB
GFPH	Peaking	>25MHz	0	<0.2	<0.2	<0.2	dB
GFR	Rolloff	<50MHz	0.2	<1.0	<1.0	<1.3	dB
LPD	Linear Phase Deviation	DC to 50MHz	0.2	<1.0	<1.0	<1.5	deg
Time Dom	nain Response	1					
TRS	Rise and Fall Time	2V Step	2.5	<3.5	<3.5	<5.0	ns
TRL	1	5V Step	5	<7.0	<7.0	<8.0	ns
TS	Settling Time to ±0.1%	2V Step	10	<15	<15	<15	ns
OS	Overshoot	2V Step	0	<10	<10	<10	%
SR	Slew Rate		1200	>800	>800	>700	V/µs
Distortion	And Noise Response	1	I				
HD2	2nd Harmonic Distortion	2V _{PP} , 20MHz	-45	<-35	<-35	<-35	dBc
HD3	3rd Harmonic Distortion	2V _{PP} , 20MHz	-60	<-50	<-50	<-45	dBc
	Equivalent Input Noise						
SNF	Noise Floor	>1MHz	-158	<-155	<-155	<-154	dBm
							(1Hz)
INV	Integrated Noise	1MHz to 150MHz	35	<50	<50	<55	μV
Static, DC	Performance						
VIO	Input Offset Voltage (Note 3)		3	±10.0	±6.0	±11.0	mV
DVIO	Average Temperature Coefficient		20	±50	-	±50	µV/°C
IBN	Input Bias Current (Note 3)	Non-Inverting	10	±36	±20	±20	μA
DIBN	Average Temperature Coefficient		100	±200	-	±100	nA/°C
IBI	Input Bias Current (Note 3)	Inverting	10	46	30	40	μA
DIBI	Average Temperature Coefficient		100	±200	_	±100	nA/°C
PSRR	Power Supply Rejection Ratio		55	50	50	50	dB
CMRR	Common Mode Rejection Ratio		55	50	50	50	dB
ICC	Supply Current (Note 3)	No Load	15	21	21	21	mA
Miscellan	eous Performance						
RIN	Non-Inverting Input	Resistance	200	>50	>100	>100	kΩ
CIN]	Capacitance	0.5	<2.5	<2.5	<2.5	pF

$\label{eq:continued} \begin{array}{l} \textbf{Electrical Characteristics} & (\text{Continued}) \\ (A_V= +20, \ V_{CC} = \pm 5V, \ R_L = 100\Omega, \ R_f = 1.5k\Omega; \ \text{unless specified}). \end{array}$

Symbol	Parameter	Conditions	Тур	Max/Min Ratings		ngs	Units
				(Note 2)			
RO	Output Impedance	at DC	0.2	<0.3	<0.3	<0.3	Ω
VO	Output Voltage Range	No Load	3.5	>3.0	>3.2	>3.2	V
CMIR	Common Mode Input Range	For Rated Performance	2.8	>2.0	>2.5	>2.5	V
10	Output Current		60	>35	>50	>50	mA


Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" specifies conditions of device operation.

Note 2: Max/min ratings are based on product characterization and simulation. Individual parameters are tested as noted. Outgoing quality levels are determined from tested parameters.


Note 3: AJ-level: spec. is 100% tested at +25°C.

Typical Performance Characteristics ($T_A = 25^{\circ}$, $A_V = +20$, $V_{CC} = \pm 5V$, $R_L = 100\Omega$: Unless Specified). **Non-Inverting Frequency Response**


01274401








2nd and 3rd Harmonic Distortion





10 20 30 40 50 60 70 80 90 100


CLC401


01274406

Frequency (MHz)


0


Typical Performance Characteristics ($T_A = 25^\circ$, $A_V = +20$, $V_{CC} = \pm 5V$, $R_L = 100\Omega$: Unless Specified). (Continued)






01274418






Settling Time




01274419

Settling Time vs. Load Capacitance




Typical Performance Characteristics ($T_A = 25^\circ$, $A_V = +20$, $V_{CC} = \pm 5V$, $R_L = 100\Omega$: Unless Specified). (Continued)

Recommended R_s vs. Load Capacitance



Frequency Response, A_V = –1, R_f = 2.25k Ω




Low Gain & Transimpedance Applications

The CLC401 may be used at gains down to unity (A_V = ±1) by choosing R_f according to Equation (4) in this datasheet. The curves to the right show performance at inverting unity gain with R_f = 2500 Ω , a configuration appropriate for D/A converter buffering and other transimpedance applications.

01274421

Application Division








FIGURE 2. Recommended Inverting Gain Circuit

Understanding the Loop Gain

Referring to the equivalent circuit of *Figure 3*, any current flowing in the inverting input is amplified to a voltage at the output through the transimpedance gain shown on the plots on page 3. This Z(s) is analogous to the open-loop gain of a voltage feedback amplifier.




FIGURE 3. Current feedback topology

Developing the non-inverting frequency response for the topology of *Figure 3* yields:

Equation 1

$$\frac{V_{O}}{V_{i}} = \frac{1 + R_{f} / R_{g}}{1 - 1 / LG}$$

where LG is the loop gain defined by, Equation 2

$$LG = \frac{Z(s)}{R_f} \times \frac{1}{1 + Z_i / (R_f IIR_q)}$$

Equation 1 has a form identical to that for a voltage feedback amplifier with the differences occurring in the LG expression. For an idealized treatment, set $Z_i = 0$ which results in a very simple LG = $Z(s)/R_f$ (Derivation of the transfer function for the case where $Z_i = 0$ is given in Application Note AN300-1). Using the Z(s) (open-loop transimpedance gain) plot shown on the previous page and dividing by the recommended $R_f = 1.5k\Omega$, yields a large loop gain at DC. As a result, Equation 1 shows that the closed-loop gain at DC is very close to $(1+R_f/R_g)$.

At higher frequencies, the roll-off of Z(s) determines the closed-loop frequency response which, ideally, is dependent only on R_f. The specifications reported on the previous pages are therefore valid only for the specified R = $1.5k\Omega$. Increasing R from $1.5k\Omega$ will decrease the loop gain and band width, while decreasing it will increase the loop gain possibly leading to inadequate phase margin and closed-loop peaking. Conversely, fixing R_f will hold the frequency response constant while the closed-loop gain can be adjusted using R_a.

The CLC401 departs from this idealized analysis to the extent that the inverting input impedance is finite. With the low quiescent power of the CLC401, $Z \cong 50\Omega$ leading to drop in loop gain and bandwidth at high gain settlings, as given by Equation 2. The second term is Equation 2 accounts for the division in feedback current that occurs between Z_i and $R_f ||R_g$ at the inverting node of the CLC400. This decrease in bandwidth can be circumvented as described in "Increasing Bandwidth at High Gains."

DC Accuracy and Noise

Since the two inputs for the CLC401 are quite dissimilar, the noise and offset error performance differs somewhat from that of a standard differential input amplifier. Specifically, the inverting input current noise is much larger than the non-inverting current noise. Also the two input bias currents are physically unrelated rendering bias current cancellation through matching of the inverting and non-inverting pin resistors ineffective.

In Equation 3, the output offset is the algebraic sum of the equivalent input voltage and current sources that influence DC operation. Output noise is determined similarly except that a root-sum-of-squares replaces the algebraic sum. $\rm R_s$ is the non-inverting pin resistance.

Equation 3

 $\begin{array}{l} \text{Output Offset V}_{O} = \pm \text{IBN x R}_{S} \; (1 + R_{f} \! / \! R_{g}) \; \pm \\ \text{VIO} \; (1 + R_{f} \! / \! R_{g}) \; \pm \text{IBI x R}_{f} \end{array}$

An important observation is that for fixed R_f, offsets as referred to the input improve as the gain is increased (divide all terms by 1+R_f/R_g). A similar result is obtained for noise where noise figure improves as gain increases.

Selecting Between the CLC400 or CLC401

The CLC400 is intended for gains of ±1 to ±8 while the CLC401 is designed for gains of ±7 to ±50. Optimum performance is achieved with a feedback resistor of 250Ω with the CLC400 and 1.5Ω with the CLC401- this distinction may be important in transimpedance applications such as D/A buffering. Although the CLC400 can be used at higher gains, the CLC401 will provide a wider bandwidth because loop gain losses due to finite Z_i are lower with the larger CLC401 feedback resistor as explained above. On the other hand, the lower recommended feedback resistance of the CLC400 minimizes the output errors due to inverting input noise and bias currents.

Increasing Bandwidth At High Gains

Bandwidth may be increased at high closed-loop gains by adjusting R_f and R_gto make up for the losses in loop gain that occur at these high gain settlings due to current division at the inverting input. An approximate relationship my be obtained by holding the LG expression constant as the gain is changed from the design point used in the specifications (that is, R_f = 1.5k Ω and R_g = 79 Ω). For the CLC401 this gives,

Equation 4

$$R_f = 2500 - 50A_V$$
 and $R_g = \frac{2500 - 50A_V}{A_V - 1}$

where A_V is the desired non-inverting gain. Note that with A_V = +20 we get the specified R_f = 1.5k Ω , while at higher gains, a lower value gives stable performance with improved bandwidth.

Capacitive Feedback

Capacitive feedback should not be used with the CLC401 because of the potential for loop instability. See Application Note OA-7 for active filter realizations with the CLC401.


Printed Circuit Layout

As with any high frequency device, a good PCB layout will enhance performance. Ground plane construction and good power supply bypassing close to the package are critical to achieving full performance. In the non-inverting configuration, the amplifier is sensitive to stray capacitance to ground at the inverting input. Hence, the inverting node connections should be small with minimal coupling to the ground plane. Shunt capacitance across the feedback resistor should not be used to compensate for this effect.

Parasitic or load capacitance directly on the output will introduce additional phase shift in the loop degrading the loop phase margin and leading to frequency response peaking. A small series resistor before the capacitance effectively decouples this effect. The graphs on the preceding page illustrate the required resistor value and resulting performance vs. capacitance.

Precision buffed resistors (PRP8351 series from Precision Resistive Products) with low parasitic reactances were used to develop the data sheet specifications. Precision carbon composition resistors will also yield excellent results. Standard spirally-trimmed RN55D metal film resistors will work with the slight decrease in bandwidth due to their reactive nature at high frequencies.

Evaluation PC boards (part no. CLC730013 for through-hole and CLC730027 for SOIC) for the CLC401 are available.



Notes

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

 Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

 National Semiconductor Corporation Americas Email: support@nsc.com
 National Semiconductor Europe

 Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com

 Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171

 www.national.com

National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466 Fax: 65-2504466 Email: ap.support@nsc.com National Semiconductor Japan Ltd. Tel: 81-3-5639-7560 Fax: 81-3-5639-7507

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.