






Overview	
 Part 1 – Datapaths Introduction Datapath Example Arithmetic Logic Unit (ALU) Shifter Datapath Representation and Control Word 	
 Part 2 – A Simple Computer Instruction Set Architecture (ISA) Single-Cycle Hardwired Control 	
 Part 3 – Pipelining Single-Cycle Computer Issues Pipelining concept Pipelined design of Simple Computer 	




















	nition o Codes	of Funct	tion Se	lect $FS \xrightarrow{G \text{ slett}} \left(\begin{array}{c} B \\ G \text{ slett} \\ G $
FS(3:0)	MF Select	G Select(3:0)	H Select(1:0)	Microoperation
0000	0	0000	ХХ	$F \leftarrow A$
0001	0	0001	XX	<i>F</i> ← + 1
0010	0	0010	XX	$F \leftarrow + B$
0011	0	0011	XX	<i>F</i> ← + 3 + 1
0100	0	0100	XX	$F \leftarrow + \overline{B}$
0101	0	0101	XX	$F \leftarrow + \overline{B} + 1$
0110	0	0110	XX	$F \leftarrow - 1$
0111	0	0111	XX	$F \leftarrow$
1000	0	1 X00	XX	$F \leftarrow \land 3$ Boolean Equations:
1001	0	1 X01	XX	$F \leftarrow \vee 3$
1010	0	1 X 10	XX	$F \leftarrow \oplus \}$ $MF_i = F_3 F_2$
1011	0	1 X 11	XX	$F \leftarrow G_i = F_i$
1100	1	XXXX	00	$F \leftarrow$ $H_i = F_i$
1101	1	XXXX	01	$F \leftarrow B$
1110	1	XXXX	10	F← B





DA, AA, BA		МВ		FS		MD		RW	
Function	Code	Function	Code	Function	Code	Function	Code	Function	Code
<i>R</i> 0	000	Register	0	F←	0000	Function	0	No write	0
<i>R</i> 1	001	Constant	1	<i>F</i> ← + 1	0001	Data In	1	Write	1
R2	010			$F \leftarrow + B$	0010				
R3	011			$F \leftarrow + \underline{B} + $	0011				
R4	100			$F \leftarrow + \overline{3}$	0100				
R5	101			$F \leftarrow + \overline{3} + 1$	0101				
R6	110			F← -1	0110				
R7	111			F←	0111				
				$F \leftarrow \land \downarrow$	1000				
				$F \leftarrow \lor \downarrow$	1001				
				F ← ⊕	1010				
				F←	1011				
				F←	1100				
				F← B	1101				
				F← B	1110				


Micro- operation	DA	АА	ВА	МВ	FS	MD	RW
R1← 2– <i>R</i> 3	<i>R</i> 1	R2	R3	Register	$F = A + \overline{B} + 1$	Function	Write
<i>R</i> 4← R6	<i>R</i> 4	_	R 6	Register	F = sl B	Function	Write
R7← 7+1	R 7	R 7	_	Register	F = A + 1	Function	Write
R1←)+2	<i>R</i> 1	<i>R</i> 0	_	Constant	F = A + B	Function	Write
Data out ← 3		_	R 3	Register	_	_	No Write
R4← ata in	<i>R</i> 4		-	_	_	Data in	Write
R5←	<i>R</i> 5	<i>R</i> 0	<i>R</i> 0	Register	$F = A \oplus$	Function	Write
Micro- operation	DA	AA	ВА	МВ	FS	MD	RW
$R1 \leftarrow 2 - R3$	001	010	011	0	0101	0	1
$R4 \leftarrow R6$	100	XXX	110	0	1110	0	1
<i>R</i> 7← 7+1	111	111	XXX	0	0001	0	1
$R1 \leftarrow 0+2$	001	000	XXX	1	0010	0	1
Data out $\leftarrow 3$	XXX	XXX	011	0	XXXX	x	0
R4← ata in	100	XXX	XXX	x	XXXX	1	1
atu in			000	0	1010	0	1



























Instruction	Opcode	Mnemonic	Format	Description	St a tu s Bits
Move A	0000000	MOVA	RD ,RA	$R[DR] \leftarrow R[SA]$	N, Z
Increment	0000001	INC	RD,RA	$R[DR] \leftarrow R[SA] + 1$	N, Z
Add	0000010	ADD	RD,RA,RB	$R[DR] \leftarrow R[SA] + R[SB]$	N, Z
Subtract	0000101	SUB	RD,RA,RB	$R[DR] \leftarrow R[SA] - R[SB]$	N, Z
Decrement	0000110	DEC	RD,RA	$R[DR] \leftarrow R[SA] - 1$	N, Z
AND	0001000	AND	RD,RA,RB	$R[DR] \leftarrow R[SA] \land R[SB]$	N, Z
OR	0001001	OR	RD,RA,RB	$R[DR] \leftarrow R[SA] \lor R[SB]$	N, Z
Exclusive OR	0001010	XOR	RD,RA,RB	$R[DR] \leftarrow R[SA] \oplus R[SB]$	N, Z
NO T	0001011	NO T	RD,RA	$R[DR] \leftarrow \overline{R[SA]}$	N, Z
Move B	0001100	MOVB	RD,RB	$R[DR] \leftarrow R[SB]$	
Shift Right	0001101	SHR	RD,RB	$R[DR] \leftarrow sr R[SB]$	
Shift Left	0001110	SHL	RD,RB	$R[DR] \leftarrow sl R[SB]$	
Load Immediate	1001100	LDI	RD, OP	$R[DR] \leftarrow zfOP$	
Add Immediate	1000010	ADI	RD,RA,OP	$R[DR] \leftarrow R[SA] + zfOP$	
Load	0010000	LD	RD,RA	$R[DR] \leftarrow M[R[SA]]$	
Store	0100000	ST	RA,RB	$M[R[SA]] \leftarrow R[SB]$	
Branch on Zero	1100000	BRZ	RA,AD	if $(R[SA] = 0) PC \leftarrow PC + se A$	D
Branch on Negative	1100001	BRN	RA,AD	if $(R[SA] < 0) PC \leftarrow PC + se A$	D
Jump	1110000	JMP	RA	$PC \leftarrow R[SA]$	


	sentation of Instructi	on and Data		
Decimal Ad dress	Memory Contents	Decimal Opcode	Other Field	Operation
25	0000101 001 010 011	5 (Subtract)	DR:1, SA:2, SB:3	R1 ← R2 - R3
35	0100000 000 100 101	32 (Store)	SA:4, SB:5	M[R4] ← R5
45	1000010 010 111 011	66 (Add Im mediate)	DR: 2, SA :7, OP :3	R2 ← R7 +3
55	1100000 101 110 100	96 (Branch on Z ero)	AD: 44, SA:6	lf R6 = 0, PC ← PC − 20
70	0000000 00110 0 000	Data = 192. A	After execution of ins	struction in 35,
















Instruction	Decoder	(Contd.)
monuolion	Decouci	

Truth Table for Instruction Decoder Logic


	Instruction Bits				Control Word Bits						
Instruction Function Type	15	14	13	9	MB	MD	RW	MW	PL	JB	BC
1. Function unit operations using registers	0	0	0	X	0	0	1	0	0	X	X
2. Memory read	0	0	1	Х	0	1	1	0	0	X	X
3. Memory write	0	1	0	X	0	X	0	1	0	X	X
4. Function unit operations using register and constant	1	0	0	X	1	0	1	0	0	X	X
5. Conditional branch on zero (Z)	1	1	0	0	X	X	0	0	1	0	0
6. Conditional branch on negative	1	1	0	1	X	X	0	0	1	0	1
(N) 7. Unconditional Jump	1	1	1	Х	X	X	0	0	1	1	x








Sivin	struction	oforthe Sim	lle-Cycle Compute	Ar.							•
Operation code	Symboli Name		Description	Func tion	мв	MD	RW	MW	PL	JB	B
1000 010	ADI	Imme diate	A dd immediate operand	$R[DR] \leftarrow R[SA] + zf I(2:0)$	1	0	1	0	0	0	0
0010 000	LD	Register	Load mem ory contentinto register	$R[DR] \leftarrow M[R[SA]]$	0	1	1	0	0	1	0
0100 000	ST	Register	Store re gister conten t in memory	M[R[SA]] ← R[SB]	0	1	0	1	0	0	0
0001 110	SL	Register	Shift left	R [DR] ← sl R [SB]	0	0	1	0	0	1	0
0001 011	NO T	Register	Comple ment register	$R[DR] \leftarrow \overline{R[SA]}$	0	0	1	0	0	0	1
1100 000	BRZ	Jump/Branch	•	nch If R[SA]=0, <i>PC</i> ← <i>PC</i> + se <i>AD</i> If R[SA] ≠ 0, <i>PC</i> ← <i>PC</i> +		0	0	0	1	0	0


ADI, LD and BRZ on next 6 slides






























Pipelining

- Pipelining transformation leads to a reduction in the critical path, which can be exploited to increase the clock speed or to reduce power consumption at same speed.
- In parallel processing, multiple outputs are computed in parallel in a clock period. Therefore, the effective clock speed is increased by the level of parallelism.



Example: 3-tap FIR digital filter

• The pipelined implementation: By introducing 2 additional latches in Example 1, the critical path is reduced from T_M+2T_A to T_M+T_A. The schedule of events for this pipelined system is shown in the following table. You can see that, at any time, 2 consecutive outputs are computed in an interleaved manner.

Clock	Input	Node 1	Node 2	Node 3	Output
0	x(0)	ax(0)+bx(-1)	_	_	_
1	x(1)	ax(1)+bx(0)	ax(0)+bx(-1)	cx(-2)	y(0)
2	x(2)	ax(2)+bx(1)	ax(1)+bx(0)	cx(-1)	y(1)
3	x(3)	ax(3)+bx(2)	ax(2)+bx(1)	cx(0)	y(2)

