

Note: This course is offered as EE 459/500 in Spring 2013

























Exceptions						
Exception	Mode	Priority	IV Address			
Reset	Supervisor	1	0x00000000			
Undefined instruction	Undefined	6	0x00000004			
Software interrupt	Supervisor	6	0x0000008			
Prefetch Abort	Abort	5	0x000000C			
Data Abort	Abort	2	0x00000010			
Interrupt	IRQ	4	0x00000018			
Fast interrupt	FIQ	3	0x0000001C			
Table 1 - Exception ty	pes, sorted by Int	errupt Vecto	or addresses			









	0xE00FFFFF	DOM table			0xFFFFFFFF
	0xE00FF000	ROM table		Vandar Specific	
Memory	0xE0042000	External PPB		venuor specific	
N / /	0xE0041000	ETM		Private Peripheral Bus - External	0xF0040000
iviap	0xE0040000	TPIU	17	Private Peripheral Bus - Internal	0xE003FFFF
-			/ /		0xDFFFFFFF
	0xE003FFFF	Reserved	í /		
	0xE000F000 -	NUIC	- /		
	0xE000E000	NVIC	- /	External Device 1GE	·
	0xE0003000	Reserved			
	0xE0002000	FPB			0
	0xE0001000	DWT	/		0x9FFFFFFF
	0xE0000000	ITM	J/		
				External RAM 1 G	
	0x43FFFFFF		N		
		Rit hand alias	\backslash		
	0x42000000	Dit Danti anas			0x6000000
	0x41FFFFFF				0x5FFFFFFF
	0x40100000	Dit hand marian		Peripheral 0.5G	3
	0x4000000	Bit Dand region			0x4000000
					0x3FFFFFFF
	0x23FFFFFF			SRAM 0.5G	
		Bit band alias			0v20000000
	0x22000000		/		0x1FFFFFFF
	0+20400000		/	Code 0.5G	
	0x20000000	Bit band region	\vee		0-00000000
				A THE REPORT OF A DESCRIPTION OF	0000000000









Traditional ARM instructions

- Fixed length of 32 bits
- Commonly take two or three operands
- Process data held in registers
- Shift & ALU operation in single clock cycle
- Access memory with load and store instructions only

 Load/Store multiple register
- Can be extended to execute conditionally by adding the appropriate suffix
- Affect the CPSR status flags by adding the 'S' suffix to the instruction











		15	14	13	12	11	10	9	8	7	6	5 4 3	2 1 0	
Theresele	1	0	0	0	C)p		(Offse	t5		Rs	Rd	Move shifted register
Inumb	2	0	0	0	1	1	T	Op	Rn	/offs	et3	Rs	Rd	Add/subtract
Instruction	3	0	0	1	0)p		Rd				Offset8		Move/compare/add /subtract immediate
Cat	4	0	1	0	0	0	0		C)p		Rs	Rd	ALU operations
Set	5	0	1	0	0	0	1	0	Op	H1	H2	Rs/Hs	Rd/Hd	Hi register operations /branch exchange
	6	0	1	0	0	1		Rd				Word8		PC-relative load
	7	0	1	0	1	L	В	0		Ro		Rb	Rd	Load/store with register offset
	8	0	1	0	1	н	S	1		Ro		Rb	Rd	Load/store sign-extended byte/halfword
	9	0	1	1	В	L		(Offse	t5		Rb	Rd	Load/store with immediate offset
	10	1	0	0	0	L		0	Offse	t5		Rb	Rd	Load/store halfword
	11	1	0	0	1	L		Rd				Word8		SP-relative load/store
	12	1	0	1	0	SP		Rd				Word8		Load address
	13	1	0	1	1	0	0	0	0	S		SWor	d7	Add offset to stack pointer
	14	1	0	1	1	L	1	0	R			Rlist		Push/pop registers
	15	1	1	0	0	L		Rb				Rlist		Multiple load/store
	16	1	1	0	1		Co	ond				Soffset8		Conditional branch
	17	1	1	0	1	1	1	1	1			Value8		Software Interrupt
	18	1	1	1	0	0					Of	ffset11		Unconditional branch
	19	1	1	1	1	н					C	Offset		Long branch with link
See 4_THUMB_Ins	str_	15 Se	14 t_	13 pt	12 3.p	11 odf	10 in	ء clu	ء bude	, ed i	ہ in l	5 4 3 ab1_fil	2 1 0 es.zip	



















Data Processing Instructions

- Arithmetic operations:
 ADD, ADDC, SUB, SUBC, RSB, RSC
- Bit-wise logical operations:
 - AND, EOR, ORR, BIC
- Register movement operations:
 MOV, MVN
- Comparison operations:
 - TST, TEQ, CMP, CMN









MUL	Multiply	32-bit result
MULA	Multiply accumulate	32-bit result
UMULL	Unsigned multiply	64-bit result
UMLAL	Unsigned multiply accumulate	64-bit result
SMULL	Signed multiply	64-bit result
SMLAL	Signed multiply accumulate	64-bit result

Data Transfer Instructions								
 Load/store instructions Used to move signed and unsigned Word, Half Word and Byte to and from registers Can be used to load PC (if target address is beyond branch instruction range) 								
LDR	Load Word	STR	Store Word					
LDRH	Load Half Word	STRH	Store Half Word					
LDRSH	Load Signed Half Word STRSH Store Signed Half Word							
LDRB	LDRB Load Byte STRB Store Byte							
LDRSB	DRSB Load Signed Byte STRSB Store Signed Byte							

Addressing Modes

- Offset Addressing
 - Offset is added or subtracted from base register
 - Result used as effective address for memory access
 - [<Rn>, <offset>]
- Pre-indexed Addressing
 - Offset is applied to base register
 - Result used as effective address for memory access
 - Result written back into base register
 - [<Rn>, <offset>]!
- Post-indexed Addressing
 - The address from the base register is used as the EA
 - The offset is applied to the base and then written back
 - [<Rn>], <offset>











Branching Instructions

- Branch (B):
 - jumps forwards/backwards up to 32 MB
- Branch link (BL):
 - same + saves (PC+4) in LR
- Suitable for function call/return
- Condition codes for conditional branches

Branching Instructions

	Table A4-1 Bran	ch instruction
Instruction	Usage	Range
B on page A6-40	Branch to target address	+/-1 MB
CBNZ, CBZ on page A6-52	Compare and Branch on Nonzero, Compare and Branch on Zero	0-126 B
BL on page A6-49	Call a subroutine	+/-16 MB
BLX (register) on page A6-50	Call a subroutine, optionally change instruction set	Any
BX on page A6-51	Branch to target address, change instruction set	Any
TBB, TBH on page A6-258	Table Branch (byte offsets)	0-510 B
	Table Branch (halfword offsets)	0-131070 B







Example 1									
data:	.byte 0x12, 20, 0x20, -1								
20101	mov r0, #0 mov r4, #0 movw r1, #:lower16:data movt r1, #:upper16:data								
top:	ldrb r2, [r1],1 add r4, r4, r2 add r0, r0, #1 cmp r0, #4 bne top								

A6.7.76	MOV (register)							
	Move (register) copies a value from a register to the destination register. It can optionally update the condition flags based on the value.							
	Encoding T1 ARMv6-M, ARMv7-M If <rd> and <rm> both from R0-R7,</rm></rd>							
	otherwise all versions of the Thumb ISA.							
	MOV <c> <rd>, <rm> If <rd> is the PC, must be outside or last in IT block</rd></rm></rd></c>							
	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 1 0 0 1 1 0 Rm Rd From ARM							
	d = UInt(D:Rd): m = UInt(Rm): setflags = FALSE: Architecture							
	if d == 15 & InITBlock() & !LastInITBlock() then UNPREDICTABLE; Reference Manual							
	Encoding T2 All versions of the Thumb ISA.							
	MOVS <rd>, <rm> (formerly LSL - Rd>, -Rm>, #0) Not permitted inside IT block</rm></rd>							
	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0							
	0 0 0 0 0 0 0 0 0 Rm Rd							
	d = UInt(Rd): m = UInt(Rm): setflags = TRUE:							
	if InITBlock() then UNPREDICTABLE; (which actually mans to different							
	Encoding T3 ARMv7-M instructions) etc							
	MOV{S} <c>.W <rd>, <rm></rm></rd></c>							
	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0							
	1 1 1 0 1 0 1 0 0 1 0 S 1 1 1 1 (0) 0 0 0 Rd 0 0 0 0 Rm							
	d = IITn+(Rd): m = IITn+(Rm): setflags = (S == '1'):							
	if setFlags && (d IN {13,15} m IN {13,15}) then UNPREDICTABLE;							
	if !setflags && (d == 15 m == 15 (d == 13 && m == 13)) then UNPREDICTABLE;							

A6.7.78	MOVT									
	Move Top writes an immediate value to the top halfword of the destination register. It does not affect the contents of the bottom halfword.									
	Encoding T1 ARMv7-M MOVT <c> <rd>,#<inn16></inn16></rd></c>									
	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0									
	1 1 1 1 0 i 1 0 1 1 0 0 imm4 0 imm3 Rd imm8									
	<pre>d = UInt(Rd); imm16 = imm4:i:imm3:imm8; if d IN {13,15} then UNPREDICTABLE;</pre>									
	Assembler syntax									
	MOVT <c><q> <rd>, #<imm16></imm16></rd></q></c>									
	where:									
	<c><q> See Standard assembler syntax fields on page A6-7.</q></c>									
	<rd> Specifies the destination register.</rd>									
	<1mm16> Specifies the immediate value to be written to <rd>. It must be in the range 0-65535.</rd>									
	Operation									
	<pre>if ConditionPassed() then EncodingSpecificOperations(); R[d]<31:16> = imm16; // R[d]<15:0> unchanged</pre>									









What information does the disassembled file provide?

all:

arm-none-eabi-as -mcpu=cortex-m3 -mthumb example1.s -o example1.o
arm-none-eabi-ld -Ttext 0x0 -o example1.out example1.o
arm-none-eabi-objcopy -Obinary example1.out example1.bin
arm-none-eabi-objdump -S example1.out > example1.lst

	.equ .text	STACK_TOP, 0x20000800	example1	Lout: fi	le format	elf32-littlearm
	.syntax	unified				
	.thumb		Disassen	bly of secti	on .text:	
	.global	start				
	.type	start, %function	0000000	<pre><_start>:</pre>		
			0:	20000800	.word	0x20000800
_start:			4:	0000009	.word	0x00000009
	.word	STACK_TOP, start				
start:		_	0000008	<pre>start>:</pre>		
	movs r0,	#10	8:	200a	movs	r0, #10
	movs r1,	#0	a:	2100	movs	r1, #0
loop:						
	adds r1,	r0	0000000	: <loop>:</loop>		
	subs r0,	#1	c:	1809	adds	r1, r1, r0
	bne loop		e:	3801	subs	r0, #1
deadloop:			10:	d1fc	bne.n	c <loop></loop>
	b dead	loop				
	.end		00000012	<pre>< deadloop>:</pre>		
			12:	e7fe	b.n	12 <deadloop:< td=""></deadloop:<>

```
Elements of an assembly program?
                 STACK TOP, 0x20000800
         .equ
                                           /* Equates symbol to value */
         .text
                                           /* Tells AS to assemble region */
         .syntax unified
                                           /* Means language is ARM UAL */
                                           /* Means ARM ISA is Thumb */
         .thumb
                                          /* .global exposes symbol */
/* _start label is the beginning */
/* ...of the program region */
         .global _start
                                           /* Specifies start is a function */
         .type
                start, %function
                                           /* start label is reset handler */
_start:
                                           /* Inserts word 0x20000800 */
         .word
                STACK_TOP, start
                                           /* Inserts word (start) */
start:
        movs r0, #10
        movs r1, #0
loop:
        adds r1, r0
        subs r0, #1
        bne loop
deadloop:
              deadloop
        b
         .end
```



























	LPC1768	
<pre>typedef struct { union { IO uint32_t FIODIR; struct { IO uint16_t FIODIRL; IO uint16_t FIODIRL; IO uint8_t FIODIR1; IO uint8_t FIODIR2; IO uint8_t FIODIR3; }; uint32_t RESERVED0[3]; union { IO uint16_t FIOMASK; struct { IO uint16_t FIOMASKL; IO uint8_t FIOMASK2; IO uint8_t FIOMASK3; }; }; };</pre>	<pre>union { IO uint32_t FIOPIN; struct { IO uint16_t FIOPINL; _IO uint16_t FIOPINE; }; struct { _IO uint8_t FIOPIN0; _IO uint8_t FIOPIN2; _IO uint8_t FIOPIN3; }; union { IO uint32_t FIOSET; struct { _IO uint16_t FIOSETL; _IO uint16_t FIOSETL; }; struct { _IO uint8_t FIOSETL; _IO uint8_t FIOSET2; _IO uint8_t FIOSET3; }; }; }; </pre>	<pre>union { O uint32_t FIOCLR; struct { O uint16_t FIOCLRL; O uint6_t FIOCLR0; O uint8_t FIOCLR0; O uint8_t FIOCLR1; O uint8_t FIOCLR2; O uint8_t FIOCLR3; }; } LPC_GPIO_TypeDef; </pre>







