

EE 459/500 – HDL Based Digital Design with Programmable Logic

Lecture 2

Digital Design Fundamentals

Read before class:

- *Chapter 1 from textbook (first half)*
- *Textbook used in your introductory digital logic design course*

1

Digital Design Fundamentals

- **Combinational circuit basics**
 - Boolean algebra
 - Operators, basic logic gates
 - Complex gates
 - Logic minimization
- **Sequential circuit basics**
 - Latches and flip-flops
 - Finite state machines
- **Design and implementation**

2

Part 1

- Combinational circuit basics

3

Boolean Algebra

- Unity operators $A + 0 = A$
 $A \cdot 1 = A$
- Complement $A + \bar{A} = 1$
 $A \cdot \bar{A} = 0$
- Commutativity $A + B = B + A$
 $A \cdot B = B \cdot A$
- Associativity $A + (B + C) = (A + B) + C$
 $A \cdot (BC) = (AB) \cdot C$
- **Distributive Law** $A \cdot (B + C) = AB + AC$
 $A + BC = (A + B) \cdot (A + C)$

Boolean Algebra

- Duality $f(A, B, 1, 0, \cdot, +) = \overline{f(\overline{A}, \overline{B}, 0, 1, +)}$

$$A + 1 = 1 \qquad A \cdot A = A$$

$$1 + A = 1 \qquad 0 \cdot A = 0$$





$$A + 1B = 1 \qquad A \cdot (A + B) = A$$

$$A + \overline{1}B = 1 + \overline{1} \qquad A \cdot (\overline{1} + B) = A \cdot B$$

- DeMorgan's Theorem

$$\overline{A + B} = \overline{A} \cdot \overline{B}$$

$$\overline{A \cdot B} = \overline{A} + \overline{B}$$



Operators, Basic Logic Gates

- AND


$$f(A, B) = A \cdot B = A \cap B$$



A	B	A·B
0	0	0
0	1	0
1	0	0
1	1	1

- NAND

$$f(A, B) = \overline{A \cdot B} = \overline{A \cap B}$$



A	B	$\overline{A \cdot B}$
0	0	1
0	1	1
1	0	1
1	1	0

- OR

$$f(A, B) = A + B = A \cup B$$



A	B	A+B
0	0	0
0	1	1
1	0	1
1	1	1

- NOR

$$f(A, B) = \overline{A + B} = \overline{A \cup B}$$



A	B	$\overline{A + B}$
0	0	1
0	1	0
1	0	0
1	1	0

- NOT

$$A \xrightarrow{\text{NOT}} C \quad C = \text{NOT}(A) = \overline{A}$$

Operators, Basic Logic Gates

- Exclusive OR (XOR)/Exclusive NOR (XNOR)

$$X \oplus Y = X \bar{Y} + \bar{X} Y \qquad \overline{X \oplus Y} = X Y + \bar{X} \bar{Y}$$



- Uses for the XOR and XNOR gate include:

- Adders/subtractors/multipliers
- Counters/incrementers/decrementers
- Parity generators/checkers

X	Y	$X \oplus Y$
0	0	0
0	1	1
1	0	1
1	1	0

- The XOR function may be implemented

- directly as an electronic circuit (truly a basic gate)
- interconnecting other gate types (used as a convenient representation; can be seen as a complex gate)

7

Complex Logic Gates


- SOP or POS structures with and without an output inverter.

- SOP: $F = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + A\bar{B}C + A\bar{B}C$

- POS: $F = (A + B + C) \cdot (A + \bar{B} + \bar{C}) \cdot (\bar{A} + \bar{B} + \bar{C})$

- Naming:

- A – AND, O – OR, I – Inverter
- Numbers of inputs on first-level “gates” or directly to second-level “gates” – AOI 221





- These gate types are used because:

- The number of transistors needed is fewer than required by connecting together primitive gates
- Potentially, the circuit delay is smaller, increasing the circuit operating speed

Complex Logic Gates

- Common forms of two-level complex logic gates:
 - and-or-invert (AOI)
 - or-and-invert (OAI)

and-or-invert	sum of products	AOI-21 = $[AB+C]'$	2+1 = 3 inputs
		AOI-231 = $[AB+CDE+F]'$	2+3+1 = 6 inputs
or-and-invert	product of sums	OAI-21 = $[(A+B)(C)]'$	2+1 = 3 inputs
		OAI-231 = $[(A+B)(C+D+E)(F)]'$	2+3+1 = 6 inputs




9

Odd/Even Function

- The XOR function of ≥ 3 variables is called an *odd function* or *modulo 2 sum (Mod 2 sum)*

$$X \oplus Y \oplus Z = \bar{X}\bar{Y}Z + \bar{X}Y\bar{Z} + X\bar{Y}\bar{Z} + XYZ$$



$$X \oplus 0 = X$$

$$X \oplus 1 = \bar{X}$$

$$X \oplus X = 0$$

$$X \oplus \bar{X} = 1$$


$$X \oplus Y = Y \oplus X$$

$$(X \oplus Y) \oplus Z = X \oplus (Y \oplus Z) = X \oplus Y \oplus Z$$

- The XNOR function of >3 variables is the *even function*


10

Parity Generators and Checkers



Example: $n = 3$


- Generate a parity code word of length 4 with odd parity generator
- Check the parity code word of length 4 with odd parity checker:
- $P = X \oplus Y \oplus Z$, $E = X \oplus Y \oplus Z \oplus P$
- If Y changes during transmission (between generator and checker), then $E = 1$ indicates an error.




11

Buffer

- A buffer is a gate with the function $F = X$



- In terms of Boolean function, a buffer is the same as a connection!
- So why use it?
 - A buffer is an electronic amplifier used to improve circuit voltage levels and increase the speed of circuit operation.



12

Hi-Impedance Outputs

- Logic gates introduced thus far
 - have 1 and 0 output values
 - cannot have their outputs connected together
 - transmit signals on connections in only one direction
- Three-state logic adds a third logic value: Hi-Impedance (Hi-Z)
- The presence of a Hi-Z state makes a gate output as described above behave quite differently:
 - “1 and 0” → “1, 0, and Hi-Z”
 - “cannot” → “can”
 - “only one” → “two”

13

Hi-Impedance Outputs (Contd.)


- The Hi-Z value behaves as an open circuit
 - looking back into the circuit, the output appears to be disconnected
- Hi-Z may appear on the output of any gate, but we restrict to gates:
 - a 3-state buffer
 - a transmission gate

Each of which has one data input and one control input

14

The 3-State Buffer

- For $EN = 0$, the OUT is Hi-Z regardless of the value on IN
- For $EN = 1$, the OUT follows the input value




Truth Table

EN	IN	OUT
0	X	Hi-Z
1	0	0
1	1	1

Transmission Gates

- The transmission gate is an electronic switch for connecting and disconnecting two points in a circuit
 - $C = 1$, $Y = X$ ($X = 0$ or 1)
 - $C = 0$, $Y = \text{Hi-Z}$



- Since X and Y as input and output are interchangeable, and signals can pass in both directions

Logic Minimization

- Minimizing SOP representation to MSP
- Using Karnaugh Map (K-Map)

$$F = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + \bar{A}BC + ABC\bar{C}$$

	<i>AB</i>	00	01	11	10
<i>C</i>	0	0	1	1	1
<i>C</i>	1	1	0	0	1

$$F = B\bar{C} + \bar{A}\bar{B} + \bar{B}C$$

19

K-Map Example

	<i>AB</i>	00	01	11	10
<i>CD</i>	00	0	4	12	8
<i>CD</i>	01	1	5	13	9
<i>CD</i>	11	3	7	15	11
<i>CD</i>	10	2	6	14	10

	<i>AB</i>	00	01	11	10
<i>CD</i>	00	1	0	0	1
<i>CD</i>	01	0	1	0	0
<i>CD</i>	11	1	1	X	1
<i>CD</i>	10	1	1	X	1

$$F = \sum m(0, 2, 3, 5, 6, 7, 8, 10, 11) + \sum d(14, 15)$$

$$= C + B'D' + A'BD$$

(a) Location of minterms

(b) Looping terms

20

Logic Minimization

- Minimizing POS representation to MPS
- Using K-Map

$$F = (A + B + C) \cdot (A + \bar{B} + \bar{C}) \cdot (\bar{A} + \bar{B} + \bar{C})$$

$C \backslash AB$	00	01	11	10
0	0	1	1	1
1	1	0	0	1

$$F = (A + B + C) \cdot (\bar{B} + \bar{C})$$



21

Part 2

- Sequential circuit basics

22

D-Latch (transparent D-latch)




G	D	Q	Q^+
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

“Latch” is an important concept: input is controlled by a gate input G ; when G stays low, the state of the device holds (latches) previous value; when G is high, Q follows D


23

D Flip-Flop (DFF)

- Rising edge triggered D Flip-Flop
- Timing parameters:
 - Setup time t_{su} : input must be stable before the clock edge
 - Hold time t_h : input must stay stable after the clock edge
 - Clock to Q t_{c-q} : maximum time for output to be stable after the clock edge




D	Q	Q^+
0	0	0
0	1	0
1	0	1
1	1	1



24

JK Flip-Flop (JKFF)

- Clocked JK flip-flop
- All state changes occur following the falling edge of the clock, CK, input. This is indicated by the “bubble” at the CK input
- **Exercise:** Use K-Map to derive equation of Q^+



J	K	Q	Q^+
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

25

Summary

- Boolean algebra essential for digital circuits
- Logic minimization K-Map based
- Be aware of difference in operation between latch and flip-flop

26