# EE 459/500 - HDL Based Digital Design with Programmable Logic 

## Lecture 3 <br> Digital Design Fundamentals

Read before class:

- Chapter 1 (second half). First part of Chapter 2.
- Textbook used in your introductory digital logic design course


## D Flip-Flop (DFF)

- Rising edge triggered D Flip-Flop
- Timing parameters:
- Setup time $t_{\text {su: }}$ : input must be stable before the clock edge
- Hold time $t_{h}$ : input must stay stable after the clock edge

- Clock to $Q t_{c-q}$ : maximum time for output to be stable after the clock edge



## Finite-State Machines (FSMs)

- Finite State Machines are clocked sequential circuits

- After a clock edge, the system assumes a new state that depends on where it was before the edge (old state) and the inputs just before the edge


## State Machines

- Mealy Machine
- Outputs are dependent on current state and inputs
- Outputs change asynchronously with inputs



## State Machines

- Moore Machine
- Outputs are dependent only on current state
- Outputs are fixed during clock cycle



## State Graphs (state diagrams)

- Symbolic abstract, graphic representation of behavior
- Consists of:
- Nodes - A node represents a unique state; has unique symbolic name
- Arcs - An arc represents a transition from one state to another; labeled with condition that will cause the transition
- Output values also specified:
- Under the condition expression of transition arcs - for Mealy machines whose output depend on input and state
- Inside the state bubble - for Moore machines whose output depend on state only

FIGURE 1-20:
Mealy State Graph for Sequence Detector

FIGURE 1-28: State Graph of the Moore Sequence Detector


## State Machine Design

- Make sure
- all states are represented
- all possible inputs are taken into account for state transitions
- there is an exit out of each state
- there are no conflicts in state transitions
- Encodings:
- Binary
- One-Hot
- ...


## State Encoding

- Each state Si is represented by a binary pattern Pi , where i is an arbitrary index.
- A mapping from the state index i to Pi is the state encoding function $E$.
- Binary (sequential) encoding: $\mathrm{E}(\mathrm{i})=\mathrm{i} ; \mathrm{i}=$ 1,2,...,n
- One-hot encoding: $E(i)=2 i ; i=0,1, \ldots, n-1$
- Others: grey, johnson, hamming-2, etc.


## Finite State Machine: Generic Example

- There are automated procedures to build (synthesize) the logic for finite state machines
- One way of describing a FSM, in terms of transitions on each clock edge


Mealy machine design example1: Sequence detector (detect sequence "101")


State graph

| Present | Next State |  | Present Output |  |
| :---: | :---: | :---: | :---: | :---: |
| State | $X=0$ | $X=1$ | $X=0$ | $X=1$ |
| $S_{0}$ | $S_{0}$ | $S_{1}$ | 0 | 0 |
| $S_{1}$ | $S_{2}$ | $S_{1}$ | 0 | 0 |
| $S_{2}$ | $S_{0}$ | $S_{1}$ | 0 | 1 |
| State transition table |  |  |  |  |

State transition table


|  | $A^{+} B^{+}$ |  | $Z$ |  |
| :---: | :---: | :---: | :---: | :---: |
| $A B$ | $X=0$ | $X=1$ | $X=0$ | $X=1$ |
| 00 | 00 | 01 | 0 | 0 |
| 01 | 10 | 01 | 0 | 0 |
| 10 | 00 | 01 | 0 | 1 |

Transition table with encoded states

## Mealy machine design example1: <br> Sequence detector

K-Maps for Next States and Output of Sequence Detector


Hardware
implementation
with two DFFs


## Moore machine design example1:

Sequence detector


State graph


State encoding

|  | $A^{+} B^{+}$ |  |  |
| :---: | :---: | :---: | :---: |
| $A B$ | $X=0$ | $X=1$ | $Z$ |
| 00 | 00 | 01 | 0 |
| 01 | 11 | 01 | 0 |
| 11 | 00 | 10 | 0 |
| 10 | 11 | 01 | 1 |

Transition table with encoded states

## Moore machine design example1: <br> Sequence detector

- Exercise:
- Build K-Maps and find equations of Z, (D1,D2) or (J1,K1,J2,K2) when:
- DFFs are used
- JKFFs are used
- Draw the circuit diagrams in both cases


## Part 3

- Logic Design and Implementation Technology
- Design concepts and design automation
- Design space: parameters and tradeoffs
- Design procedure (design flow)
- Major design steps: specification, formulation, optimization, technology mapping, and verification


## Design Automation

- Design automation: the process (activities) of developing/architecting and implementing EDA tools
- Electronic design automation (EDA) is a category of software tools for designing electronic systems such as printed circuit boards and integrated circuits (ICs). The tools work together in a design flow that chip designers use to design and analyze entire chips
- Use of EDA tools effectively automate the design process (much of it done manually in the old days)
- EDA companies: Cadence, Synopsis/Magma, Mentor Graphics, etc.



## Design Flow (Design Methodology)

- A design automation tool or tool-suite follows the design steps of a given design flow (design methodology)
- Example of typical Design Flow (covers both VLSI and FPGA):

Logic synthesis Front end


## A) Combinational Circuits

- A block diagram of combinational logic circuit:

$n$ switching functions, each mapping the $2^{m}$ input combinations to an output, such that the current output depends only on the current input values


## Concept: Hierarchical Design

- To control the complexity of the function mapping inputs to outputs:
- Decompose the function into smaller pieces - blocks
- ALU, Multiplier and Accumulator, etc
- Decompose each block's function into smaller blocks, repeating as necessary until all blocks are small enough
- Adder $\rightarrow$ Gates
- Any block not decomposed is called a primitive block
- The collection of all blocks including the decomposed ones is a hierarchy


## Example: Hierarchy for Parity Tree



## (Technology) Parameters

- Specific characteristic parameters for gate implementation technologies:
- Fan-in - the number of inputs available on a gate
- Fan-out - the number of standard loads driven by a gate output
- Logic Levels - the signal value ranges for 1 and 0 on the inputs and 1 and 0 on the outputs
- Noise Margin - the maximum external noise voltage superimposed on a normal input value that will not cause an undesirable change in the circuit output
- Propagation Delay - The time required for a change in the value of a signal to propagate from an input to an output
- Cost for a gate - a measure of the contribution by the gate to the "cost" of the integrated circuit
- Power Dissipation - the amount of power drawn from the power supply and consumed by the gate


## Fan-out \& Delay

- Fan-out can be defined in terms of a standard load (SL)
- 1 standard load equals the load contributed by the input of 1 inverter.
- Maximum fan-out is the number of standard loads the gate can drive without exceeding its specified maximum transition time
- Gate's propagation delay depends on the fan-out loading at the gate's output
- Example:
- Equation to estimate propagation delay $\mathrm{t}_{\mathrm{pd}}$ for a NAND gate with 4 inputs is:

$$
\mathrm{t}_{\mathrm{pd}}=0.07+0.021 \mathrm{SL} \mathrm{~ns}
$$

- SL: the number of standard loads the gate is driving, i.e., its fanout in standard loads


## Cost

- In an IC:

- If the actual chip layout area occupied by the gate is known, it is a far more accurate measure


## Gate Input Cost

- Gate input costs - the \#of inputs to the gates corresponding exactly to the given equations. ( G - inverters not counted, GN - inverters counted)
- For SOP and POS equations, it can be found by the sum of:
- all literal appearance - literal cost
- the number of terms excluding terms consisting only of a single literal, (G)
- Example:
- $F=B D+A \bar{B} C+A \bar{C} \bar{D}$
$\mathrm{G}=11, \mathrm{GN}=14$
- $F=B D+A \bar{B} C+A \bar{B} \bar{D}+A B \bar{C}$
$\mathrm{G}=$, $\mathrm{GN}=$
- $F=(A+\bar{B})(A+D)(B+C+\bar{D})(\bar{B}+\bar{C}+D) G=, G N=$
- Which solution is best?


## Cost Criteria (contd.)

$F=\dot{A}+\stackrel{\bullet}{B} \dot{C}+\stackrel{\stackrel{\rightharpoonup}{B}}{\bar{B}} \stackrel{\stackrel{\rightharpoonup}{C}}{C}$
$\mathrm{L}=5$
$\mathrm{G}=\mathrm{L}+2=7$
$\mathrm{GN}=\mathrm{G}+2=9$


- L: counts the AND inputs and the single literal OR input
- G: adds the remaining OR gate inputs
- GN: adds the inverter inputs


## Design Trade-Offs

- Cost - performance tradeoffs

Gate-level example:



Cost=1.5

$\mathrm{T}_{\mathrm{pd}}=\mathbf{0 . 3 3 n s}$, Cost $=2.0+1.5=3.5$

- Tradeoffs can be accomplished at much higher design level in the hierarchy
- Constraints on cost and performance have a major role in making tradeoffs


## Design Procedure: Logic Synthesis

1. Specification

## Logic synthesis (front

- Write a specification for the circuit

2. Formulation

- Derive a truth table or initial Boolean equations that define the relationships between the inputs and outputs

3. Optimization

- Apply 2-level and multiple-level optimization
- Draw a logic diagram or provide a netlist for the resulting circuit using ANDs, ORs, and inverters

4. Technology Mapping

- Map the logic diagram or netlist to the implementation technology selected

5. Verification

- Verify the correctness of the final design


## Design Example

## 1. Specification

BCD to Excess-3 code converter: Transforms BCD code for the decimal digits to Excess-3 code

- BCD code words for digits 0-9: 4-bit patterns 0000 to 1001, respectively
- Excess-3 code words for digits 0-9: 4-bit patterns consisting of 3 (binary 0011) added to each BCD code word
- Note: because we assume inputs and outputs are provided and implemented in parallel, our circuit can be designed as a simple combinational circuit. If, instead inputs are available in series, then we must design a sequential circuit instead (like described on page 19 in textbook)!


## Design Example (Contd.)

## 2. Formulation

- Conversion of 4-bit codes can be easily formulated by a truth table
- BCD Variables:

A,B,C,D

- Excess-3 Variables:

W,X,Y,Z

- BCD Don't Cares - 1010 to 1111

| Input BCD | Output Excess-3 |
| :---: | :---: |
| ABCD | WXYZ |
| 0000 | 0011 |
| 0001 | 0100 |
| 0010 | 0101 |
| 0011 | 0110 |
| 0100 | 0111 |
| 0101 | 1000 |
| 0110 | 1001 |
| 0111 | 1010 |
| 1000 | 1011 |
| 1001 | 1011 |

## Design Example (Contd.)

3. Optimization
a. 2-level using K-maps

$W=A+B C+B D$
$X=\bar{B} C+\bar{B} D+B \bar{C} \bar{D}$
$Y=C D+\bar{C} \bar{D}$
$Z=\bar{D}$


## Design Example (Contd.)

3. Optimization (Contd.)
b. Multiple-level using transformations
$W=A+B C+B D$
$X=\overline{B C}+\bar{B} D+B \bar{C} \bar{D}$
$Y=\bar{C} D+\bar{C} \bar{D}$
$Z=\bar{D}$

$$
G=7+10+6+0=23
$$

- Perform extraction, finding factor:
$\mathrm{T}_{1}=\mathrm{C}+\mathrm{D}$
$\mathrm{W}=\mathrm{A}+\mathrm{B} \mathrm{T}_{1}$
$\mathrm{X}=\overline{\mathrm{B}} \mathrm{T}_{1}+\mathrm{B} \overline{\mathrm{C}} \overline{\mathrm{D}}$
$Y=C D+\bar{C} \bar{D}$
$Z=\bar{D}$

$$
G=2+4+7+6+0=19
$$

- An additional extraction using a Boolean transformation: ( $\overline{\mathrm{C}} \overline{\mathrm{D}}$

$$
\left.=\bar{C}+\mathrm{D}=\mathrm{T}_{1}\right)
$$

$\mathrm{W}=\mathrm{A}+\mathrm{BT} \mathrm{H}_{1}$
$\mathrm{X}=\overline{\mathrm{B}} \mathrm{T}_{1}+\mathrm{B} \bar{T}_{1}$
$Y=C D+T_{1}$
$Z=\bar{D}$

$$
G=2+1+4+5+4+0=16
$$

## Design Example (Contd.)

## 4. Technology Mapping

- Mapping with a library containing inverters and 2input NAND, 2-input NOR, and 2-2 AOI gates



## Concept: Cell Libraries

- A collection of cells using a particular implementation technology
- Cell characterization - a detailed specification of a cell - often based on actual cell design and fabrication and measured values
- Function: Schematic or logic diagram
- Parameters: Area, Input loading, Delays
- One or more cell templates for technology mapping
- One or more hardware description language models
- If automatic layout is to be used:
- Physical layout of the cell circuit
- A floorplan layout providing the location of inputs, outputs, power and ground connections on the cell


## Example Cell Library

| Cell <br> Name | functions <br> Cell <br> Schematic | Normalized Area | ram <br> Typical <br> Input <br> Load | ters <br> Typical Input-toOutput Delay | templates <br> Basic Function Templates |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Inverter |  | 1.00 | 1.00 | $\begin{gathered} 0.04 \\ +0.012 \mathrm{SL} \end{gathered}$ |  |
| 2NAND |  | 1.25 | 1.00 | $\begin{gathered} 0.05 \\ +0.014 \mathrm{SL} \end{gathered}$ |  |
| 2NOR |  | 1.25 | 1.00 | $\begin{gathered} 0.06 \\ +0.018 \mathrm{SL} \end{gathered}$ |  |
| $2-2 \mathrm{AOI}$ |  | $-2.25$ | 0.95 | $\begin{gathered} 0.07 \\ +0.019 \mathrm{SL} \end{gathered}$ |  |

## Mapping to NAND gates

- Assumptions:
- Cell library contains an inverter and $n$ input NAND gates, $n=2,3, \ldots$
- NAND Mapping algorithms

1. Replace ANDs and ORs:

2. Repeat the following pair of actions until there is at most one inverter between:

- A circuit input or driving NAND gate output
- The attached NAND gate inputs
- Pushing inverters through circuit fan-out
 points
- Canceling inverter pairs



## NAND Mapping Example


(a)

(b)
(d)

## Verification Example: Manual Analysis

- Find the circuit truth table from the equations and compare to specification truth table:

| $\begin{gathered} \text { Input BCD } \\ \text { A B C D } \\ \hline \end{gathered}$ | Output Excess-3 WXYZ |
| :---: | :---: |
| 0000 | 0011 |
| 0001 | 0100 |
| 0010 | 0101 |
| 0011 | 0110 |
| 0100 | 0111 |
| 0101 | 1000 |
| 0110 | 1001 |
| 0111 | 1010 |
| 1000 | 1011 |
| 1001 | 1100 |

The tables match!

## Verification Example: Simulation

- Enter BCD-to-Excess-3 Code Converter Circuit Schematic



## Verification Example: Simulation

- Enter waveform that applies all possible input combinations
- Are all BCD input combinations present?
- Run the simulation of the circuit for 120 ns

- Do simulation output match the original truth table?


## B) Sequential Circuits (FSMs)

- Next state and output determination: specification



| $\mathrm{Q}_{1}$ | $\mathrm{Q}_{0}$ | X | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ | Y |
| :--- | :--- | :--- | ---: | ---: | ---: |
| 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 | 0 | 0 |
| 1 | 0 | 1 | 0 | 0 | 1 |
| 1 | 1 | 0 | 0 | 1 | 1 |
| 1 | 1 | 1 | 1 | 0 | 1 |

$$
\begin{aligned}
& D_{1}=X Q_{0}+Q_{1}{ }^{\prime} Q_{0}+X^{\prime} Q_{1} Q_{0} \\
& D_{0}=X Q_{1}^{\prime}+X^{\prime} Q_{1} Q_{0} \\
& Y=X Q_{1}+Q_{1} Q_{0}
\end{aligned}
$$

## Exercise

- For the "BCD to Excess-3" Mealy machine design example on page 9 of the textbook, identify and discuss each of the design steps: specification, formulation, optimization, technology mapping, and verification
- If some of these steps is missing, then investigate and propose how to do it


## Summary

- Most of real digital systems are sequential circuits
- Design process follows a set of typical steps of given design flow (design methodology)
- EDA tools automate most of the design steps
- However, user has a lot of flexibility to manually interfere or tune "tool knobs" to drive the design process towards achieving certain design goals/costs

