## EE 459/500 – HDL Based Digital Design with Programmable Logic

# Lecture 5 Concurrent and sequential statements

Read before class: Chapter 2 from textbook (continue to read from last lecture's topics)

#### **Overview**

- Components → hierarchy
- Concurrency
- Sequential statements









#### **Component Instantiation**

architecture STRUCT of FULLADDER is component HALFADDER port (A, B : in bit; SUM, CARRY : out bit); end component;

component ORGATE port (A, B : in bit; RES : out bit); end component;

signal W\_SUM, W\_CARRY1, W\_CARRY2: bit;

begin -- statements part

MODULE1: HALFADDER port map( A, B, W\_SUM, W\_CARRY1 );

MODULE2: HALFADDER port map ( W\_SUM, CARRY\_IN, SUM, W\_CARRY2 );

MODULE3: ORGATE port map ( W\_CARRY2, W\_CARRY1, CARRY );

end STRUCT;

- Component instantiations occur in the statements part of an architecture (after the keyword "begin").
- The choice of components is restricted to those that are already declared, either in the declarative part of the architecture or in a package.
- The connection of signals to the entity port:
  - Default: positional association, the first signal of the port map is connected to the first port from the component declaration.













-- component declaration portion of architecture.

- -- before a component is instantiated in a circuit, it must first be declared.
- -- declared components: AND and OR gates with names "and2" and "or2".

COMPONENT and2 PORT ( p, q : IN STD\_LOGIC; r : OUT STD\_LOGIC); END COMPONENT;

COMPONENT or2 PORT ( p, q : IN STD\_LOGIC; r : OUT STD\_LOGIC); END COMPONENT;













ARCHITECTURE structure_is_cool OF mac IS			
component declaration part, components include a register called <b>reg</b> ,			
an adder called <b>adder</b> , a multiplier called <b>multiply</b> , a buller called <b>bul</b>			
GENERIC ( width : integer := 16):			
PORT (d : IN BIT_VECTOR (width-1 DOWNTO 0);			
clk : IN BIT;			
q : OUT BIT_VECTOR (width-1 DOWNTO 0));			
END COMPONENT,			
COMPONENT adder			
PORT (port1, port2 : IN BIT_VECTOR (31 DOWNTO 0);			
END COMPONENT:			
COMPONENT multiply POPT ( port1 port2 : IN PIT VECTOR (15 DOWNTO 0);			
output : OUT BIT_VECTOR (13 DOWNTO 0);			
END COMPONENT;			
COMPONENT buf			
PORT ( input : IN BIT VECTOR (31 DOWNTO 0):			
output : OUT BIT_VECTOR (31 DOWNTO 0));			
END COMPONENT;			































Operators	
Logical: not, an	d, or, nand, nor, xor, xnor
Arithmetic:	
Operator	Definition
+	addition
-	Subtraction
*	Multiply
1	divide
**	Exponentiation
MOD	modulus
REM	remainder
&	Concatenation
Relational:	
Operator	Definition
=	equal
/=	not equal
<	less than
<=	less than or equal
>	greater than
>=	greater than or equal

Miscel	laneous	Ope	erators
			n ator o

Operator	Definition
ABS	Absolute Value
SLL	Shift left logical
SRL	Shift right logical
SLA	Shift left arithmetic
SRA	Shift right arithmetic
ROL	Rotate left
ROR	Rotate right













### **Process Statement Format**



- The optional label allows for a user-defined name for the process.
- The keyword **PROCESS** is the beginning delimiter of the process.
- The END **PROCESS** is the ending delimiter of the process statement.



















### Variables: Example

```
-- Parity Calculation
entity PARITY is
port (DATA: in bit_vector(3 downto 0); While a scalar signal can
                                         always be associated with a
      ODD: out bit);
                                         wire, this is not valid for
end PARITY;
                                         variables.
architecture RTL of PARITY is
                                       In the example, FOR LOOP
begin
                                         is executed four times. Each
 process (DATA)
   variable TMP : bit;
                                         time the variable TMP
 begin
                                         describes a different line of
   TMP := `0';
                                         the resulting hardware. The
   for I in DATA'low to DATA'high loop
                                         different lines are the
    TMP := TMP xor DATA(I);
   end loop;
                                         outputs of the corresponding
   ODD <= TMP;
                                         XOR gates.
 end process;
end RTL;
```