

EE 459/500 – HDL Based Digital Design with Programmable Logic

Lecture 7 Sequential circuits II


Read before class: Chapter 2 from textbook





VHDL code using 3 processes: sequential recognizer




```
-- process 1: implements positive edge-triggered
-- flipflop with asynchronous reset
state register: process (CLK, RESET)
begin
if (RESET = '1') then
 state <= A;</pre>
 elsif (CLK'event and CLK = '1') then
 state <= next state;</pre>
end if;
end process;
-- process 2: implement output as function
-- of input X and state
output function: process (X, state)
begin
case state is
 when A => Z <= '0';
 when B => Z <= '0';
 when C => Z <= '0';
 when D => if X = '1' then Z <= '1';
                                                    в
            else Z <= '0';</pre>
            end if;
                                                0/0
                                                            1/1
 end case;
end process;
                                                      0/0
```











1. IF Statement

```
if CONDITION then
  -- sequential statements
end if;
if CONDITION then
 -- sequential statements
else
  -- sequential statements
end if;
if CONDITION then
  -- sequential statements
elsif CONDITION then
  -- sequential statements
  . . .
else
 -- sequential statements
end if;
```

- Condition is a boolean expression
- Optional elsif sequence
 - Conditions may overlap
 - priority
- Optional else path
 - executed, if all conditions evaluate to false




```
ENTITY clocked mux IS
                                            Example 2:
 PORT (inputs : IN BIT VECTOR (0 to 3);
               : IN BIT VECTOR (0 to 1);
        sel
                                            Clocked 4-to-1 MUX
        clk
              : IN BIT;
        output : OUT BIT);
END clocked mux;
ARCHITECTURE example OF clocked_mux IS
BEGIN
      PROCESS (clk)
           VARIABLE temp : BIT;
      BEGIN
           IF (clk = 1') THEN
               IF sel = "00" THEN
                  temp := inputs (0)
               ELSIF sel = "01" THEN
                  temp := inputs(1)
               ELSIF sel = "10" THEN
                  temp := inputs (2)
               ELSE
                  temp := inputs(3)
               END IF;
               output <= temp AFTER 5 ns;</pre>
          END IF;
     END PROCESS;
END example;
```



2. Case Statement

```
CASE expression IS
    WHEN constant_value => sequential statements
    WHEN constant_value => sequential statements
    WHEN others => sequential statements
END CASE;
• The keyword WHEN is used to identify constant values that the
```


- The Reyword WHEN is used to identify constant values that the expression might match. The expression evaluates a choice, and then the associated statements will be executed.
- The **CASE** statement will exit when all statements associated with the first matching constant value are executed.




Example 2: Clocked 4-to-1 MUX

```
ENTITY clocked mux IS
       PORT ( inputs : IN BIT_VECTOR (0 to 3);
sel : IN BIT_VECTOR (0 to 1);
clk : IN BIT;
                output : OUT BIT);
END clocked mux;
ARCHITECTURE behave OF clocked mux IS
  BEGIN
        PROCESS (clk)
             VARIABLE temp : BIT;
             BEGIN
                    CASE clk IS
                            WHEN '1' =>
                                 CASE sel IS
                                        WHEN "00" => temp := inputs(0);
                                        WHEN "01" => temp := inputs(1);
WHEN "10" => temp := inputs(2);
                                       WHEN "11" => temp := inputs (3);
                                  END CASE;
                            output <= temp AFTER 5 ns;
WHEN OTHERS => NULL;
                     END CASE;
        END PROCESS;
  END behave;
```

Example 3	
entity CASE_STA	TEMENT is
port (A, 1	B, C, X : in integer range 0 to 15;
Z :	out integer range 0 to 15;
end CASE_STATEM	ENT ;
architecture EX	AMPLE of CASE_STATEMENT is
begin	
process (A, 1	B, C, X)
begin	
case X is	
when 0 =	>
	Z <= A;
when 7	9 =>
	Z <= B;
when 1 t	o 5 =>
	Z <= C;
when oth	ers =>
	Z <= 0;
<pre>end case;</pre>	
<pre>end process;</pre>	
<pre>end EXAMPLE;</pre>	








Example


```
FOR i IN 0 to 3 LOOP
IF vect(i) = '1' THEN
value := value + 2**i;
ENDIF;
END LOOP;
```


- After the fourth pass, the loop range will be exceeded and the loop will terminate.
- A feature of VHDL: unlike most programming languages, the range variable i was not declared. Any range variable used within the FOR construct does not have to be declared. The same range identifier can be used repeatedly from one loop statement to the next.
















WAIT ON clock UNTIL (clear='0') FOR 10 ns;

- This is a combination of three types of WAIT statements. In this example, the wait statement will suspend the process and resume if:
 - Simulation time has advanced 10 ns or
 - There is an event on clock and

The Boolean expression clear = 0 is true







WAIT Statements and Behavioral Modeling

```
READ_CPU : process
begin
     wait until CPU_DATA_VALID = `1`;
        CPU_DATA_READ <= `1`;
     wait for 20 ns;
        LOCAL_BUFFER <= CPU_DATA;
     wait for 10 ns;
        CPU_DATA_READ <= `0`;
end process READ_CPU;
```

- It is easy to implement a bus protocol for simulation.
- This behavioral modeling can only be used for simulation purposes as it is definitely not synthesizable!

