EE 459/500 – HDL Based Digital Design with Programmable Logic

# Lecture 8 Packages and Libraries

Read before class: Chapter 2 from textbook

# Overview Packages Libraries Testbenches Writing VHDL code for synthesis





### **Example**

```
package EXAMPLE_PACK is
    type SUMMER is (JUN, JUL, AUG);
    component D_FLIP_FLOP
        port ( D, CK : in BIT;
            Q, QBAR : out BIT);
    end component;
    constant PIN2PIN_DELAY : TIME := 125ns;
    function INT2BIT_VEC (INT_VALUE : INTEGER)
        return BIT_VECTOR;
end EXAMPLE_PACK
library DESIGN_LIB; -- library clause
use DESIGN_LIB.EXAMPLE_PACK.all; -- use clause
entity EXAM is ...
```



### **Example of Package**

```
package LOGIC_OPS is -- package
-- Declare logic operators
component AND2_OP
  port (A, B : in BIT;
        Z : out BIT);
end component;
component OR3_OP
    port (A, B, C : in BIT;
        Z : out BIT);
end component;
component NOT_OP
    port (A : in BIT;
        A_BAR : out BIT);
end component;
end component;
end component;
```



















# Structure of a VHDL Testbench

```
Declaration of the Unit
entity TB TEST is
end TB TEST;
                                          Under Test (UUT)
architecture BEH of TB TEST is
  -- component declaration of UUT
                                          Connection of the UUT with
  -- internal signal definition
                                          testbench signals
begin
  -- component instantiation of UUT
                                          Stimuli and clock generation
                                          (behavioral modeling)
  -- clock and stimuli generation

    Response analysis

 wait for 100 ns;
 A <= 0;
 CLK <= 1;
                                          A configuration is used to
                                          pick the desired components
end BEH;
                                          for simulation
configuration CFG1 of TB TEST is

    May be a customized

   for BEH;
                                              configuration for testbench
       -- customized configuration
                                              simulation
   end for;
end CFG TB TEST;
```

### **Example: Simple Testbench**

```
entity TB ADDER IS -- empty entity is defined
library ieee;
                                    end TB ADDER;
                                                       -- no need for interface
use ieee.std logic 1164.all;
                                    architecture TEST of TB ADDER is
entity ADDER is
                                       component ADDER
  port (A,B : in bit;
                                        port (A, B: in bit;
     CARRY,SUM : out bit);
                                              CARRY, SUM: out bit);
end ADDER;
                                       end component;
                                       signal A I, B I, CARRY I, SUM I : bit;
architecture RTL of ADDER is
                                   begin
begin
                                     UUT: ADDER port map(A I, B I, CARRY I, SUM I);
  ADD: process (A,B)
 begin
                                     STIMULUS: process
     SUM <= A xor B;
                                        begin
     CARRY <= A and B;
  end process ADD;
                                           A_I <= 0; B_I <= 0; wait for 10 ns;
                                           A_I <= 1; B_I <= 1; wait for 10 ns;
A_I <= 1; B_I <= 0; wait for 10 ns;
end RTL;
                                           A_I <= 1 ; B_I <= 1 ; wait for 10 ns;
                                           wait;
                                          -- and so on ..
                                      end process STIMULUS;
                                   end TEST;
                                    configuration CFG TB ADDER of TB ADDER is
                                          for TEST
                                          end for;
                                    end CFG TB ADDER;
```



- A VHDL description may consist of many design entities, each with several architectures, and organized into a design hierarchy. The configuration does the job of specifying the exact set of entities and architectures used in a particular simulation or synthesis run.
- A configuration does two things:
  - A configuration specifies the design entity used in place of each component instance (i.e., it plugs the chip into the chip socket and then the socket-chip assembly into the PCB).
  - A configuration specifies the architecture to be used for each design entity (i.e., which die).



- A configuration statement is used to bind a component instance to an entity-architecture pair. A configuration can be considered as a parts list for a design. It describes which behavior to use for each entity, much like a parts list describes which part to use for each part in the design.
- Component configuration can be performed outside the architecture body which instantiates a certain component.
- A configuration declaration is a design unit which can be compiled separately.
- The particular architecture body has not to be recompiled when the binding is changed.
- See detailed discussion in Appendix B.

## **Example**

use WORK.all;

architecture PARITY\_STRUCTURAL of PARITY is component XOR\_GATE -component declaration port(X,Y: in BIT; Z: out BIT); end component; component INV -component declaration port(X: in BIT; Z: out BIT); end component; signal T1, T2, T3: BIT; begin XOR1: XOR\_GATE port map (V(0), V(1), T1); XOR2: XOR\_GATE port map (V(2), V(3), T2); XOR3: XOR\_GATE port map (V(2), V(3), T2); INV1: INV port map (T3, EVEN); end PARITY\_STRUCTURAL; use WORK.all;

configuration CONFIG\_1 of PARITY is for PARITY\_STRUCTURAL for XOR1,XOR2:XOR\_GATE use entity XOR\_GATE(ARCH\_XOR\_1); end for; for XOR3:XOR\_GATE(ARCH\_XOR\_2); entity XOR\_GATE(ARCH\_XOR\_2); end for; for INV1:INV use entity INV(ARCH\_INV\_1); end for; end for; end for; end con;

### Overview

- Packages
- Libraries
- Testbenches
- Writing VHDL code for synthesis









## **Incomplete Assignment**

```
Library IEEE;

    What is the value of Z, if SEL =

use IEEE.Std Logic 1164.all;
                                         .0.5
                                         • The old value of Z will be
entity INCOMP IF is
                                             maintained in the simulation, that
   port (A, SEL: in std_logic;
                                             means no change will be carried
                                            out on Z.
         Z: out std logic);
end INCOMP IF;
architecture RTL of INCOMP IF is \ensuremath{\,^{\circ}} What hardware would be
                                         generated during synthesis?
begin

    The synthesis tools creates a

 process (A, SEL)
                                             latch, in which the SEL signal is
   begin
                                             connected as the clock input. It is
     if SEL = '1' then
                                            an element verv difficult to test in
         Z <= A;
                                             the synchronous design, and
     end if;
                                             therefore it should not be used.
   end process;
end RTL;
```



### **Combinational Logic**

```
architecture EXAMPLE of FEEDBACK is
  signal B,X : integer range 0 to 99;
begin
    process (X, B)
    begin
        X <= X + B;
    end process;
    ...
end EXAMPLE;</pre>
```

- Do not create combinational feedback loops!
  - A feedback loop triggers itself all the time.
  - X is increased to its maximum value. So simulation quits at time 0 ns with an error message because X exceeds its range.











## **Aggregates**

synthesis tool







### Configuration Default configuration of MUX2 use WORK.all; configuration MUX2\_default\_CFG of MUX2 is for STRUCTURE -- Components inside STRUCTURE configured by default -- let's say v2 architecture for AOI end for; end MUX2 default CFG; Specified configuration of MUX2 use WORK.all; configuration MUX2 specified CFG of MUX2 is for STRUCTURE for G2 : AOI use entity work.AOI(v1); -- architecture v1 specified for AOI design entity end for; end for; end MUX2\_specified\_CFG;



