EE 459/500 – HDL Based Digital Design with Programmable Logic

Lecture 9 Field Programmable Gate Arrays (FPGAs)

Read before class: Chapter 3 from textbook













































Design Summary	
Number of errors: 0	
Number of warnings: 0	
Logic Utilization:	
Number of Slice Flip Flops:	30 out of 26,624 1%
Number of 4 input LUTs:	38 out of 26,624 1%
Logic Distribution:	
Number of occupied Slices:	33 out of 13,312 19
Number of Slices containing or	nly related logic: 33 out of 33 10
Number of Slices containing ur	nrelated logic: 0 out of 33 09
*See NOTES below for an exp	lanation of the effects of unrelated logi
Total Number 4 input LUTs:	62 out of 26,624 1%
Number used as logic:	38
Number used as a route-thru:	24
Number of bonded IOBs:	10 out of 221 4%
IOB Flip Flops:	
	1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1

Asterisk (*) preceding a constraint indicates it was not met.						
This may be due to a setup or hold viol	ation. Requested 	Actual 	Logic Levels	Absolute Slack	Number of errors	
TS_CLOCK = PERIOD TIMEGRP "CLOCK" 5 ns HIGH 50%	5.000ns	5.140ns	4	-0.140ns	5 	
TS_gen1Hz_Clock1Hz = PERIOD TIMEGRP "gen "gen1Hz_Clock1Hz" 5 ns HIGH 50%	1 5.000ns	4.137ns 	2	0.863ns 	0 	

Post layout timing report

```
Clock to Setup on destination clock CLOCK
-----+
          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
CLOCK
         | 5.140|
                                     I
                       1
                              1
-----+
Timing summary:
-----
Timing errors: 9 Score: 543
Constraints cover 574 paths, 0 nets, and 187 connections
Design statistics:
              5.140ns (Maximum frequency: 194.553MHz)
 Minimum period:
```


