# EE 459/500 - HDL Based Digital Design with Programmable Logic 

## Lecture 10 Arithmetic Units

Read before class:
First part of Chapter 4 from textbook

## Overview

- Adders/Subtractors
- Multipliers
- Xilinx Unisim


## Adders/Subtractors - Integers

- Basic building block for Computer-Arithmetic and Digital Signal Processing
- Operate on binary vectors; use the same subfunction in each bit position


## Adder Design

- Functional blocks:
- Half-Adder (HA): a 2-input bitwise addition
- Full-Adder (FA): a 3-input bit-wise addition
- Ripple-carry adder: an iterative array to perform binary addition, full adders chained together
- Carry-look-ahead adder: a hierarchical adder to improve performance
- Propagate and generate logic


## Functional Block Implementation

- Half adder:

$$
\begin{aligned}
& S=X \oplus Y \\
& C=X \cdot Y
\end{aligned}
$$



- Full adder:

$$
\begin{aligned}
\mathrm{S} & =\mathrm{X} \oplus \mathrm{Y} \oplus \mathrm{C}_{\text {in }} \\
\mathrm{C} & =\mathrm{XY}+(\mathrm{X} \oplus \mathrm{Y}) \mathrm{C}_{\text {in }} \\
& =\mathrm{G}+\mathrm{P} \cdot \mathrm{C}_{\text {in }}
\end{aligned}
$$



- XY: carry generate $G$
- $\mathrm{X} \oplus \mathrm{Y}$ : carry propagate $P$



## Ripple Carry Adder

- A 4-bit ripple carry adder made from four 1-bit full adder

- Worst case delay: \#bits $x$ (full adder delay)
- The longest path is from $A_{0} / B_{0}$ through the circuit to $S_{3}$
- Or from $\mathrm{C}_{0}$ through the circuit to $\mathrm{C}_{4}$,



## Carry Lookahead Adder

- From the full-adder implementation, two signal conditions: generate $G$ and propagate $P$.

$$
\begin{aligned}
& P_{i}=A_{i} \oplus B_{i} \\
& G_{i}=A_{i} B_{i}
\end{aligned} \quad \Longleftrightarrow \begin{aligned}
& S_{i}=P_{i} \oplus C_{i} \\
& C_{i+1}=G_{i}+P_{i} C_{i}
\end{aligned}
$$

- In order to reduce the length of the carry chain, $C_{i}$ is changed to a more global function spanning multiple cells

$$
\begin{aligned}
& \mathrm{C}_{1}=\mathrm{G}_{0}+\mathrm{P}_{0} \mathrm{C}_{0} \\
& \mathrm{C}_{2}=\mathrm{G}_{1}+\mathrm{P}_{1} \mathrm{C}_{1}=\mathrm{G}_{1}+\mathrm{P}_{1}\left(\mathrm{G}_{0}+\mathrm{P}_{0} \mathrm{C}_{0}\right) \\
& =\mathrm{G}_{1}+\mathrm{P}_{1} \mathrm{G}_{0}+\mathrm{P}_{1} \mathrm{P}_{0} \mathrm{C}_{0}=\mathrm{G}_{0-2}+\mathrm{P}_{0-2} \mathrm{C}_{0} \\
& \mathrm{C}_{3}=\mathrm{G}_{2}+\mathrm{P}_{2} \mathrm{C}_{2}=\mathrm{G}_{2}+\mathrm{P}_{2}\left(\mathrm{G}_{1}+\mathrm{P}_{1} \mathrm{G}_{0}+\mathrm{P}_{1} \mathrm{P}_{0} \mathrm{C}_{0}\right) \\
& =\mathrm{G}_{2}+\mathrm{P}_{2} \mathrm{G}_{1}+\mathrm{P}_{2} \mathrm{P}_{1} \mathrm{G}_{0}+\mathrm{P}_{2} \mathrm{P}_{1} \mathrm{P}_{0} \mathrm{C}_{0}=\mathrm{G}_{0-3}+\mathrm{P}_{0-3} \mathrm{C}_{0} \\
& \mathrm{C} 4=\mathrm{G}_{3}+\mathrm{P}_{3} \mathrm{C}_{3}=\mathrm{G}_{3}+\mathrm{P}_{3}\left(\mathrm{G}_{2}+\mathrm{P}_{2} \mathrm{G}_{1}+\mathrm{P}_{2} \mathrm{P}_{1} \mathrm{G}_{0}+\mathrm{P}_{2} \mathrm{P}_{1} \mathrm{P}_{0} \mathrm{C}_{0}\right) \\
& =G_{3}+P_{3} G_{2}+P_{3} P_{2} G_{1}+P_{3} P_{2} P_{1} G_{0}+P_{3} P_{2} P_{1} P_{0} C_{0}=G_{0-4}+P_{0-4} C_{0}
\end{aligned}
$$



## VHDL Description of a 4-bit CLA

entity CLA4 is
port (A, B: in bit_vector (3 downto 0 ) ; Ci: in bit;
S: out bt_vector ( 3 downto 0 ); Co, PG, GG: out bit);
end CLA4;
architecture structure of CLA4 is
component GPFullAdder
port (X, Y, Cin: in bit; G, P, Sum: out bit) ;
end component;
component CLALogic is
port (G, P: in bit_vector (3 downto 0 ) ; Ci: int bit;
C: out bit_vector (3 downto 1); Co, FG, CG: out bit);
end component;
signal G, P: bit_vector (3 downto 0 );
signal $C$ : bit_vector ( 3 downto 0 );
begin
CarryLogic: CLALogic port map (G, P, Ci, C, Co, PG, GG);
FA0: GPFullAdder port map $(A(0), B(0), C i, G(0), P(0), S(0))$;
FA1: GPFullAdder port map $(A(1), B(1), C(1), G(1), P(1), S(1))$;
FA2: GPFullAdder port map $(\mathrm{A}(2), \mathrm{B}(2), \mathrm{C}(2), \mathrm{G}(2), \mathrm{P}(2), \mathrm{S}(2))$;
FA1: GPFullAdder port map $(\mathbf{A}(3), B(3), C(3), G(3), P(3), S(3))$;
end structure;

## CLALogic

```
entity CLALogic is
    port (G, P: in bit_vector (3 downto 0); Ci: in bit;
        C: out bit_vector (3 downto 1); Co, PG, GG: out bit);
end CLALOgic;
architecture Equations of CLALogic is
    signal GG_int, PG_int: bit
begin
    C(1)<=G(0) or (P(0) and Ci);
    C(2)<=G(1) or (P(1) and G(0) or (P(1) and P(0) and Ci);
    C(3)<=G(2) or (P(2) and P(1) and G(0) or (P(2) and P(1) and P(0)
    and Ci);
    PG_int<=P(3) and P(2) and P(1) and P(0);
    GG_int<=G(3) or (P(3) and G(2)) or (P(3) and P(2) and G(1)) or
    (P(3) and P(2) and P(1) and P(0) and G(0));
    CO<=GG_int or (PG_int and Ci);
    PG<=PG_int;
    GG<=GG_int;
end Equations;
```


## 16-bit Carry Lookahead Adder

- Extend to 16 bits, to have four 4-bit adders use one of the same carry lookahead circuits
- Delay Specifications
- $\mathrm{NOT}=1$, $\mathrm{XOR}=3$ AND=3, AND-OR=2
- Longest delays:
- Ripple carry adder $=3+15^{*} 2+3=36$
- $C L A=3+3 * 2+3=12$



## Subtraction

- Subtraction (A-B)
- Unsigned:
- $A \geq B=>A-B$
- $A<B=>$ the difference $A-B+2^{n}$ is subtracted from $2^{n}$, $a$ " - " sign added before the result ( $2^{n-} X$ is taking the $2^{\prime}$ 's complement of $X$ )
- Signed integer
- For binary numbers
$s a_{n-2} \ldots a_{2} a_{1} a_{0}$
$\mathrm{s}=0$ for positive numbers;
$\mathrm{s}=1$ for negative numbers
- Signed-magnitude: the $\mathrm{n}-1$ digits are a positive magnitude
- Signed 2's complement


## 2's Complement Adder/Subtractor

- Subtraction can be done by adding 2's complement

- For $S=1$, subtract, the 2 's complement of $B$ is formed by using XORs to form the 1 's complement and adding the 1 applied to $\mathrm{C}_{0}$
- For $S=0$, add, $B$ is passed through unchanged


## VHDL code for adder/subtractor

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY addsubtract IS
PORT ( S : IN STD_LOGIC;
    A, B : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
    Sout : OUT STD_LOGIC_VECTOR (3 DOWNTO 0);
    Cout : OUT STD_LOGIC);
END adderlpm;
ARCHITECTURE structural OF addsubtract IS
COMPONENT full_add
    PORT( a, b, c_in : IN STD_LOGIC;
        c_out : OUT STD_LOGIC);
END COMPONENT;
-- Define a signal for internal carry bits
SIGNAL C : STD_LOGIC_VECTOR (4 downto 0);
SIGNAL B_comp : STD_LOGIC_VECTOR (4 downto 1);
```


## VHDL code for adder/subtractor

```
-- add/subtract select to carry input (S = 1 for subtract)
C(0) <= S;
adders:
FOR i IN 1 to 4 GENERATE
    --invert B for subtract function (B(i) xor 1,)
    --do not invert B for add function (B(i) xor 0)
    B comp(i) <= B(i) xor S;
    adder: full_add PORT MAP (A(i),B_comp(i),C(I -1),C(i),Sout(i));
END GENERATE;
Cout <= C(4);
END structural;
```


## VHDL code for adder/subtractor

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY addsubtract IS
PORT ( S : IN STD_LOGIC;
    A, B : IN STD LOGIC_VECTOR (3 DOWNTO 0);
    Sout : OUT STD_LOGIC_VECTOR (3 DOWNTO 0);
    Cout : OUT STD_LOGIC);
END adderlpm;
ARCHITECTURE behavioral OF addsubtract IS
signal Sum : STD_LOGIC_VECTOR (4 downto 0);
BEGIN
with S select
    Sum <= A + B when '0'
    A - B + "10000" when others;
Cout <= Sum(4);
Sout <= Sum(3 downto 0);
END behavioral;
```


## Overview

- Adders/Subtractors
- Multipliers
- Xilinx Unisim


## Multiplication

- Multiply requires shifting the multiplicand to the left adding it to the partial sum
- Requires a shift register as wide as the product and an accumulator for the partial and final product.

$$
\begin{aligned}
& \text { Multiplicand } \\
& \text { Mutliplier } \\
& \begin{array}{l}
\text { Partial } \\
\text { products }
\end{array} \\
& \hline
\end{aligned}
$$

## Add-and-Shift Multiplier

- Place the multiplier in the rightmost 4 bits of the 8 -bit product register

- Shift 1 -- The bit shifted out of the product register is 0 . No add is performed.

- Shift 2 -- The bit shifted out of the product register is 1 . Add the multiplicand to the first 4 bits of the product register.

- Shift 3 -- Again add the multiplicand to the leftmost 4 bits of the product register.

- Shift 4 -- Shift then add.

- Finally, shift right and end. The product is found in the 8-bit product register (140)




## Add-and-Shift Multiplier

| initial contents of product register | 000001011 ¢ ${ }^{\text {c }}$ (11) |  |
| :---: | :---: | :---: |
| (add multiplicand since $M=1$ ) | 1101 ! | (13) |
| after addition | 0110111011 |  |
| after shift | 0011011014 |  |
| (add multiplicand since $M=1$ ) | 1101 |  |
| after addition | 100111101 |  |
| after shift | 010011110 |  |
| (skip addition since $M=0$ ) |  |  |
| after shift | 001001111 |  |
| (add multiplicand since $M=1$ ) | 1101 |  |
| after addition | 100011111 |  |
| after shift (final answer) | 010001111 | (143) |

## State Graph



FIGURE 4-27: Behavioral Model for $4 \times 4$ Binary Multiplier
-- This is a behavioral model of a multiplier for unsigned
-- binary numbers. It multiplies a 4-bit multiplicand
-- by a 4-bit multiplier to give an 8-bit product.
-- The maximum number of clock cycles needed for a
-- multiply is 10.
library IEEE;
use IEEE.numeric_bit.all;

## VHDL code for 4-bit binary multiplier

entity mult4X4 is
port (C1k, St: in bit;
Mplier, Mcand: in unsigned (3 downto 0 );
Done: out bit);
end mult $4 \times 4$;
architecture behave1 of mult4X4 is
signal State: integer range 0 to 9 ;
signal ACC: unsigned (8 downto 0 ); -- accumulator
alias $M$ : bit is $\operatorname{ACC}(0)$; $\quad-\quad M$ is bit 0 of ACC
begin
process (C1k)
begin
if $C 7 k$ 'event and $C 7 k=$ ' 1 ' then -- executes on rising edge of clock
case State is
when $0 \Rightarrow$-- initial State
if $\mathrm{St}=$ '1' then
ACC(8 downto 4) <= "00000"; -- begin cycle
ACC (3 downto 0 ) <= Mplier; -- load the multiplier
State <= 1;
end if;

```
    when 1 | 3 | 5 | 7 => -- "add/shift" State
        if M= '1' then -- add multiplicand
            ACC(8 downto 4) <= '0' & ACC(7 downto 4) + Mcand;
            State <= State + 1;
            else
                ACC <= '0' & ACC(8 downto 1); -- shift accumulator right
                State <= State + 2;
        end if;
        when 2 | 4 | 6 | 8 => -- "shift" State
        ACC <= '0' & ACC(8 downto 1); -- right shift
        State <= State + 1;
        when 9 => -- end of cycle
        State <= 0;
        end case;
        end if;
        end process
    Done <= '1' when State = 9 else '0';
end behave1;
```


## Array Multiplier

|  |  |  |  | $\begin{aligned} & X_{3} \\ & Y_{3} \\ & \hline \end{aligned}$ | $\begin{aligned} & X_{2} \\ & Y_{2} \end{aligned}$ | $\begin{aligned} & X_{1} \\ & Y_{1} \end{aligned}$ | $\begin{aligned} & X_{0} \\ & Y_{0} \end{aligned}$ | Multiplicand Multiplier |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & X_{3} Y_{1} \\ & C_{12} \end{aligned}$ | $\begin{aligned} & X_{3} Y_{0} \\ & X_{2} Y_{1} \\ & C_{11} \\ & \hline \end{aligned}$ | $\begin{aligned} & X_{2} Y_{0} \\ & X_{1} Y_{1} \\ & C_{10} \end{aligned}$ | $\begin{aligned} & X_{1} Y_{0} \\ & X_{0} Y_{1} \end{aligned}$ | $X_{0} Y_{0}$ | Partial product 0 Partial product 1 First row carries |
|  |  | $\begin{aligned} & C_{13} \\ & X_{3} Y_{2} \\ & C_{22} \\ & \hline \end{aligned}$ | $\begin{aligned} & S_{13} \\ & X_{2} Y_{2} \\ & C_{21} \\ & \hline \end{aligned}$ | $\begin{aligned} & S_{12} \\ & X_{1} Y_{2} \\ & C_{20} \\ & \hline \end{aligned}$ | $\begin{aligned} & S_{11} \\ & X_{0} Y_{2} \end{aligned}$ | $S_{10}$ |  | First row sums <br> Partial product 2 <br> Second row carries |
|  | $\begin{aligned} & C_{23} \\ & X_{3} Y_{3} \\ & C_{32} \\ & \hline \end{aligned}$ | $\begin{aligned} & S_{23} \\ & X_{2} Y_{3} \\ & C_{31} \\ & \hline \end{aligned}$ | $\begin{aligned} & S_{22} \\ & X_{1} Y_{3} \\ & C_{30} \\ & \hline \end{aligned}$ | $\begin{aligned} & S_{21} \\ & X_{0} Y_{3} \end{aligned}$ | $S_{20}$ |  |  | Second row sums <br> Partial product $3 l$ <br> Third row carries |
| $\mathrm{C}_{33}$ | $S_{33}$ | $\mathrm{S}_{32}$ | $S_{31}$ | $S_{30}$ |  |  |  | Third row sums |
| $\mathrm{P}_{7}$ | $P_{6}$ | $P_{5}$ | $P_{4}$ | $P_{3}$ | $P_{2}$ | $P_{1}$ | $P_{0}$ | Final product |

## Array Multiplier


entity Array_Mult is
port $(X, Y:$ in bit_vector (3 downto 0$)$;
P: out bit_vector $(7$ downto 0$)$ );
P: out bi
end Array_Mult;
architecture Behavioral of Array_Mult is
signal C1, C2, C3: bit_vector (3 downto 0 );
signal S1, S2, S3: bit_vector ( 3 downto 0 );
signal XY0, XY1, XY2, XY3: bit_vector (3 downto 0 )
component Fulladder
port (X, Y, Cin: in bit;
end component ;
component HalfAdder
port ( $\mathrm{X}, \mathrm{Y}$ : in bit;
Cout, Sum: out bit);
end component;
begin
$X Y 0(0)<=X(0)$ and $Y(0) ; X Y 1(0)<=X(0)$ and $Y(1)$;
$X Y O(1)<=X(1)$ and $Y(0) ; X Y 1(1)<=X(1)$ and $Y(1)$;
$X Y O(2)<=X(2)$ and $Y(0) ; X Y 1(2)<=X(2)$ and $Y(1) ;$
$X Y 0(3)<=X(3)$ and $Y(0) ; X Y 1(3)<=X(3)$ and $Y(1) ;$
$X Y 2(0)<=X(0)$ and $Y(2) ; X Y 3(0)<=X(0)$ and $Y(3)$;
$X Y 2(1)<=X(1)$ and $Y(2) ; X Y 3(1)<=X(1)$ and $Y(3)$;
$X Y 2(2)=X(2)$ and $Y(2) ; X Y 3(2)<=X(2)$ and $Y(3)$;
$X Y 2(3)<=X(3)$ and $Y(2) ; X Y 3(3)<=X(3)$ and $Y(3)$;
FA1: Fulladder port map (XYO(2), XY1(1), C1(0), C1(1), S1(1)); FA2: FullAdder port map (XYo(3), XY1(2), C1(1), C1(2), S1(2)) ; FA3: FullAdder port map (S1(2), XY2(1), C2(0), C2(1), S2(1));
FA4: FullAdder port map (S1(3), XY2(2), C2(1), C2(2), S2(2)); FA4: FullAdder port map (S1(3), XY2(2), C2(1), C2(2), S2(2));
FA5: FullAdder port map (C1(3), XY2(3), C2(2), C2(3), S2(3));
FAS: Fulladder port map (C1(3), XY2(1)Adder port map (S2(2), XY3(1), C3(0), C3(1), S3(1));
FA6: Fulladder port map (S2(2), XY3(1), C3(0), C3(1), S3(1));
FA7: Fulladder port map (S2(3), XY3(2), C3(1), C3(2), S3(2));
FA8: FullAdder port map (C2(3), XY3(3), C3(2), C3(3), S3(3))
HA1: HalfAdder port map (XYO(1), XY1(0), C1(0), S1(0));
HA2: HalfAdder port map (XY1(3), C1(2), C1(3), S1(3));
HA3: HalfAdder port map (S1(1), XY2(0), C2(0), S2(0))
HA4: HalfAdder port map (S2(1), XY3(0), C3(0), S3(0));
$P(0)<=X Y O(0) ; P(1)<=S 1(0) ; P(2)<=S 2(0)$;
$P(3)=S 3(0) ; P(4)<=S 3(1) ; P(5)<=S 3(2)$;
$P(6)<=S 3(3) ; P(7)<=C 3(3)$;
end Behavioral;

- Full Adder and half adder entity and architecture descriptions should be in the project

```
entity Ful1Adder is
    port(X, Y, Cin: in bit;
        Cout, Sum: out bit);
end FullAdder;
```


## VHDL code for 4-bit array multiplier

```
architecture equations of FullAdder is
begin
    Sum <= X xor Y xor Cin;
    Cout <= (X and Y) or (X and Cin) or (Y and Cin);
end equations;
entity HalfAdder is
    port(X, Y: in bit;
        Cout, Sum: out bit);
end HalfAdder;
architecture equations of HalfAdder is
begin
    Sum <= X xor Y;
    Cout <= X and Y
end equations:
```


## Overview

- Adders/Subtractors
- Multipliers
- Xilinx Unisim


## Xilinx simulation libraries

- Xilinx provides the following simulation libraries for simulating primitives and cores (http://www.xilinx.com/support/documentation/s w manuals/xilinx11/ise c simulation libraries. htm):
- UNISIM library for functional simulation of Xilinx primitives
- UniMacro library for functional simulation of Xilinx macros
- XilinxCoreLib library for functional simulation of Xilinx cores
- Xilinx EDK library for behavioral simulation of Xilinx Embedded Development Kit (EDK) IP components
- SIMPRIM library for timing simulation of Xilinx primitives
- SmartModel/SecureIP simulation library for both functional and timing simulation of Xilinx Hard-IP, such as PPC, PCle, GT, and TEMAC IP.


## Xilinx Unisim Library of Primitives

- Xilinx ISE XST system includes a library of primitives and macros called Unisim
- Many modules in the library are technology dependent
- Most modules are parameterized
- More modules are available through CoreGenerator (see also Lab \#5 of this course)
- Spartan-6 Libraries Guide for HDL Designs: http://www.xilinx.com/support/documentation /sw manuals/xilinx11/spartan6 hdl.pdf


## Example: VHDL Instantiation Template

library UNIMACRO;
use unimacro.Vcomponents.all;
-- ADDMACC_MACRO: Add and Multiple Accumulate Function implemented in a DSP48E
-- - Virtex-6, Spartan-6
-- Xilinx HDL Libraries Guide, version 11.2
ADDMACC_MACRO_inst : ADDMACC_MACRO
generic map (
DEVICE -> "VIRTEX6", -- Target Device: "VIRTEX6", "SPARTAN6"
LATENCY -> 3, -- Desired clock cycle latency, 1-4
WIDTH_PREADD -> 18, -- Pre-Adder input bus width, 1-25
WIDTH_MULTIPLIER $\rightarrow 18,-$ Multiplier input bus width, $1-18^{->}$
WIDTH_PRODUCT -> 48) -- Product output bus width, 1-48
port map ${ }^{-}$
PRODUCT -> PRODUCT, -- ADDMACC ouput bus, width determined by WIDTH_PRODUCT generic

PREADDER1 -> PREADDER1, -- 1st Pre-Adder input bus, width determined by WIDTH_PREADDER generic
PREADDER2 -> PREADDER2, -- 2nd Pre-Adder input bus, width determined by WIDTH_PREADDER generic
CARRYIN -> CARRYIN, -- 1-bit carry-in input to accumulator
CE $\rightarrow$ CE, -- 1-bit active high input clock enable
CLK -> CLK, -- 1-bit positive edge clock input
LOAD -> LOAD, -- 1-bit active high input load accumulator enable
LOAD_DATA -> LOAD_DATA, -- Load accumulator input data,
RST $\rightarrow$ RST
;
-- End of ADDMACC_MACRO_inst instantiation
Always check documentation for your FPGA family to see what's available!

## Example: Spartan-3E FPGA

" Use primitive named "RAMB16_S2" (an 8k x 2 SinglePort RAM for Spartan-3E FPGA) to create an $8 \mathrm{k} \times 4$ single port RAM

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_}\mp@subsup{}{-}{logic}\mp@subsup{}{-}{-
use ieee.std_logic_arith.all;
library unisim;
use unisim.vcomponents.all;
entity ram_test is
end ram_test;
```

```
architecture Behavioral of ram_test is
--signal declarations.
signal clk, en, ssr, we : std logic:='0';
signal Dout, Din : std_logic_vector(3 downto 0):="0000";
signal addr : std_logic
begin
```

--RAMB16_S2 is $8 k \times 2$ Single-for Spartan-3E.
--We use this to create $8 \mathrm{k} x 4$ Single-Port RAMPort RAM.
--Initialize RAM which carries LSB 2 bits of the data.
RAM1 : RAMB16_S2 port map (
DO => Doūt (1 downto 0), -- 2-bit Data Output
$\operatorname{ADDR}=>$ ADDR, $\quad--13$-bit Address Input
CLK => CLK, -- Clock
DI => Din (1 downto 0), -- 2-bit Data Input
$\mathrm{EN}=>\mathrm{EN}$, -- RAM Enable Input
SSR => SSR, -- Synchronous Set/Reset Input
WE => WE -- Write Enable Input
)
--Initialize RAM which carries MSB 2 bits of the data.
RAM2 : RAMB16_S2 port map (
DO => Dout (3 downto 2), -- 2-bit Data Output
ADDR => ADDR, -- 13-bit Address Input
CLK $=>$ CLK,
DI => Din(3 downto 2),
$\mathrm{EN}=>\mathrm{EN}$,
$S S R=>S S R$,
WE => WE
) ;

```
--100 MHz clock generation for testing process
clk_process : process
begin
        wait for 5 ns;
        clk <= not clk;
end process;
--Write and Read.
_-RAM has a depth of }13\mathrm{ bits and has a width of 4 bits.
simulate : process
begin
    en <='1';
    we <= '1';
    --Write the value "i" at the address "i" for 10 clock cycles.
    for i in 0 to 10 loop
                addr <= conv_std_logic_vector(i,13);
                din <= conv std logic vector(i,4);
                wait for 10-ns;
    end loop;
    we<= '0';
    --Read the RAM for addresses from 0 to 20
    for i in 0 to 20 loop
                addr <= conv std logic vector(i,13);
            wait for 10 ns;
        end loop;
```

end process;
end Behavioral;

## Summary

- Adders/subtractors are very important arithmetic units utilized in a variety of applications (processors, DSPs, etc.)
- More ways to design them; tradeoffs between area and performance
- Always check documentation for your FPGA family


## Appendix A: Other Arithmetic Functions

- Overflow detection: overflow occurs if $n+1$ bits are required to contain the results from an n-bit addition or subtraction
- Incrementing: counting up, $A+1, B+4$
- Decrementing: counting down, A-1, B-4
- Multiplication by constant: left shift
- Division by constant: right shift
- Zero fill: filling zero either at MSB or LSB end
- Extension: copy the MSB of the operand into the new positions

