# EE 459/500 – HDL Based Digital Design with Programmable Logic

# Lecture 10 Arithmetic Units

Read before class: First part of Chapter 4 from textbook

# Overview Adders/Subtractors Multipliers Xilinx Unisim



# **Adder Design**

- Functional blocks:
  - Half-Adder (HA): a 2-input bitwise addition
  - Full-Adder (FA): a 3-input bit-wise addition
- Ripple-carry adder: an iterative array to perform binary addition, full adders chained together
- Carry-look-ahead adder: a hierarchical adder to improve performance
  - Propagate and generate logic









```
VHDL Description of a 4-bit CLA
entity CLA4 is
   port (A, B: in bit_vector (3 downto 0); Ci: in bit;
         S: out bt_vector (3 downto 0); Co, PG, GG: out bit);
end CLA4;
architecture structure of CLA4 is
 component GPFullAdder
   port (X, Y, Cin: in bit;
        G, P, Sum: out bit);
 end component;
 component CLALogic is
   port (G, P: in bit_vector (3 downto 0); Ci: int bit;
         C: out bit_vector (3 downto 1); Co, FG, CG: out bit);
 end component;
 signal G, P: bit_vector (3 downto 0);
 signal C: bit_vector (3 downto 0);
begin
   CarryLogic: CLALogic port map (G, P, Ci, C, Co, PG, GG);
   FA0: GPFullAdder port map (A(0), B(0), Ci, G(0), P(0), S(0));
   FA1: GPFullAdder port map (A(1), B(1), C(1), G(1), P(1), S(1));
   FA2: GPFullAdder port map (A(2), B(2), C(2), G(2), P(2), S(2));
   FA1: GPFullAdder port map (A(3), B(3), C(3), G(3), P(3), S(3));
end structure;
```

```
CLALogic
entity CLALogic is
   port (G, P: in bit_vector (3 downto 0); Ci: in bit;
          C: out bit vector (3 downto 1); Co, PG, GG: out bit);
end CLALogic;
architecture Equations of CLALogic is
   signal GG int, PG int: bit
begin
   C(1) \le G(0) or (P(0) and Ci);
   C(2)<=G(1) or (P(1) and G(0) or (P(1) and P(0) and Ci);
   C(3) \le G(2) or (P(2) and P(1) and G(0) or (P(2) and P(1) and P(0))
   and Ci);
   PG_{int} = P(3) and P(2) and P(1) and P(0);
   GG int \leq G(3) or (P(3) and G(2)) or (P(3) and P(2) and G(1)) or
   (P(3) \text{ and } P(2) \text{ and } P(1) \text{ and } P(0) \text{ and } G(0));
   Co<=GG_int or (PG_int and Ci);
   PG<=PG int;
   GG<=GG int;
end Equations;
```







### 

```
-- Define a signal for internal carry bits
SIGNAL C : STD_LOGIC_VECTOR (4 downto 0);
SIGNAL B_comp : STD_LOGIC_VECTOR (4 downto 1);
```

END COMPONENT;

## VHDL code for adder/subtractor

```
-- add/subtract select to carry input (S = 1 for subtract)
C(0) <= S;
adders:
FOR i IN 1 to 4 GENERATE
    --invert B for subtract function (B(i) xor 1,)
    --do not invert B for add function (B(i) xor 0)
    B_comp(i) <= B(i) xor S;
    adder: full_add PORT MAP (A(i),B_comp(i),C(I -1),C(i),Sout(i));
END GENERATE;
Cout <= C(4);
END structural;
```

# VHDL code for adder/subtractor

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY addsubtract IS
PORT ( S : IN STD_LOGIC;
        A, B : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
        Sout : OUT STD_LOGIC_VECTOR (3 DOWNTO 0);
        Cout : OUT STD_LOGIC_VECTOR (3 DOWNTO 0);
        Cout : OUT STD_LOGIC_VECTOR (3 DOWNTO 0);
        END adderlpm;
ARCHITECTURE behavioral OF addsubtract IS
signal Sum : STD_LOGIC_VECTOR (4 downto 0);
BEGIN
with S select
        Sum <= A + B when '0'
            A - B + "10000" when others;
Cout <= Sum(4);
Sout <= Sum(3 downto 0);
END behavioral;
```























	FIGURE 4-27: Behavioral Model for 4 × 4 Binary Multiplier	
	<ul> <li> This is a behavioral model of a multiplier for unsigned</li> <li> binary numbers. It multiplies a 4-bit multiplicand</li> <li> by a 4-bit multiplier to give an 8-bit product.</li> <li> The maximum number of clock cycles needed for a</li> <li> multiply is 10.</li> </ul>	
	library IEEE; use IEEE.numeric_bit.all;       VHDL code for 4-bit	
	entity mult4X4 is binary multiplier	
	<pre>Mplier, Mcand: in unsigned(3 downto 0); Done: out bit); end mult4X4;</pre>	
<pre>architecture behave1 of mult4X4 is signal State: integer range 0 to 9; signal ACC: unsigned(&amp; downto 0); accumulator alias M: bit is ACC(0): M is bit 0 of ACC</pre>		
	begin (31)	
	begin	
	if Clk'event and Clk = '1' then executes on rising edge of clock	
	case State is	
	when U => Initial State	
	ACC(8  downto  4) <= "00000"; == begin cycle	
	ACC(3  downto  f) <= 0 observe $f = -1$ load the multiplier	
	State <= 1:	
	end if:	

```
when 1 | 3 | 5 | 7 =>
    if M = '1' then
                                      -- "add/shift" State
                                       -- add multiplicand
              ACC(8 \text{ downto } 4) \le '0' \& ACC(7 \text{ downto } 4) + Mcand;
              State <= State + 1;</pre>
            else
              ACC <= '0' & ACC(8 downto 1);
                                                        -- shift accumulator right
              State <= State + 2;</pre>
         end if;
when 2 | 4 | 6 | 8 =>
ACC <= '0' & ACC(8 downto 1);</pre>
                                                        -- "shift" State
                                                       -- right shift
            State <= State + 1;</pre>
                                                       -- end of cycle
         when 9 =>
           State <= 0;
       end case;
    end if;
  end process;
  Done <= '1' when State = 9 else '0';
end behave1;
```





entity Array_Mult is		
<pre>port(X, Y: in bit_vector(3 downto 0);</pre>		
<pre>P: out bit_vector(7 downto 0));</pre>		
end Array_Mult;		
architecture Rehavioral of Array Mult is	VIIDI and for this	
signal (1 (2 (2) bit vector(2 downto 0))	VHUL CODE TOP 4-DIT	
signal C1, C2, C3. Dif_vector(3 downto 0);		
signal S1, S2, S3: Dit_vector(3 downto 0);		
signal XYO, XYI, XY2, XY3: bit_vector(3 downto 0);		
component FullAdder	array multiplier	
port(X, Y, Cin: in bit;		
Cout, Sum: out bit);		
end component;		
component HalfAdder		
port(X Y: in hit:		
Court Sum: out hit):		
and component:		
the component,		
$XYO(0) \le X(0)$ and $Y(0)$ ; $XYI(0) \le X(0)$ and $Y(1)$ ;		
$XYO(1) \le X(1)$ and $Y(0)$ ; $XYI(1) \le X(1)$ and $Y(1)$ ;		
XYO(2) <= X(2) and Y(0); XY1(2) <= X(2) and Y(1);		
XYO(3) <= X(3) and Y(0); XY1(3) <= X(3) and Y(1);		
$XY_2(0) \le X(0)$ and $Y(2)$ : $XY_3(0) \le X(0)$ and $Y(3)$ :		
XY2(1) = X(1) and $Y(2)$ ; $XY3(1) = X(1)$ and $Y(3)$ ;		
$V(2(2) \leftarrow V(2)$ and $V(2)$ , $V(2(2) \leftarrow V(2)$ and $V(2)$ .		
$X_{12}(2) <= X_{12}(2)$ and $Y_{12}(2)$ , $X_{13}(2) <= X_{12}(2)$ and $Y_{13}(2)$ , $Y_{12}(2) <= X_{12}(2)$ and $Y_{13}(2)$ , $Y_{13}(2) <= X_{12}(2)$ and $Y_{13}(2)$ .		
$XYZ(3) \le X(3)$ and $Y(2)$ ; $XY3(3) \le X(3)$ and $Y(3)$ ;		
FA1: FullAdder port map (XY0(2), XY1(1), C1(0), C1(1), S1(1))	;	
FA2: FullAdder port map (XY0(3), XY1(2), C1(1), C1(2), S1(2))	;	
FA3: FullAdder port map (S1(2), XY2(1), C2(0), C2(1), S2(1));		
FA4: FullAdder port map (S1(3), XY2(2), C2(1), C2(2), S2(2));		
FA5: FullAdder port map (C1(3), XY2(3), C2(2), C2(3), S2(3));		
FA6: FullAdder port map (S2(2), XY3(1), C3(0), C3(1), S3(1));		
FA7: FullAdder port map $(S2(3), XY3(2), C3(1), C3(2), S3(2))$ :		
FA8: FullAdder port map ((2(3), XY3(3), (3(2), (3(2), (3(2)))))		
$\mu_{11}$ , $\mu_{21}$ fAdder port map (22(3), X13(3), C3(2), C3(3), S3(3)),		
$\mu_{A2}$ , $\mu_{a1}$ fAdden next map (XV1(2), (1(2), (1(2), (1(2)));		
$m_{2}$ : $m_{1}m_{2}m_{2}$ : $m_{2}m_{2}m_{2}m_{2}m_{2}m_{2}m_{2}m_{2}$		
HA3: HalfAdder port map (S1(1), XY2(0), C2(0), S2(0));		
HA4: HaitAdder <b>port map</b> (S2(1), XY3(0), C3(0), S3(0));		
P(0) <= XYO(0); P(1) <= S1(0); P(2) <= S2(0);		
P(3) <= S3(0); P(4) <= S3(1); P(5) <= S3(2);		
$P(6) \le S3(3); P(7) \le C3(3);$		
end Behavioral;		
Full Adder and half adder entity and architecture descriptions		
should be in the project		
shourd be in the project		

```
entity FullAdder is
                                         VHDL code for 4-bit
 port(X, Y, Cin: in bit;
    Cout, Sum: out bit);
                                         array multiplier
end FullAdder;
architecture equations of FullAdder is
begin
  Sum <= X xor Y xor Cin;
  Cout <= (X and Y) or (X and Cin) or (Y and Cin);
end equations;
entity HalfAdder is
 port(X, Y: in bit;
Cout, Sum: out bit);
end HalfAdder;
architecture equations of HalfAdder is
begin
  Sum <= X xor Y;
 Cout <= X and Y;
end equations:
```



# Xilinx simulation libraries

 Xilinx provides the following simulation libraries for simulating primitives and cores (<u>http://www.xilinx.com/support/documentation/s</u>

w\_manuals/xilinx11/ise\_c\_simulation\_libraries. htm):

- UNISIM library for functional simulation of Xilinx primitives
- UniMacro library for functional simulation of Xilinx macros
- XilinxCoreLib library for functional simulation of Xilinx cores
- Xilinx EDK library for behavioral simulation of Xilinx Embedded Development Kit (EDK) IP components
- SIMPRIM library for timing simulation of Xilinx primitives
- SmartModel/SecureIP simulation library for both functional and timing simulation of Xilinx Hard-IP, such as PPC, PCIe, GT, and TEMAC IP.



# 



```
architecture Behavioral of ram test is
--signal declarations.
signal clk, en, ssr, we : std_logic:='0';
signal Dout, Din : std_logic_vector(3 downto 0):="0000";
signal addr : std_logic_vector(12 downto 0):=(others => '0');
begin
--RAMB16 S2 is 8k x 2 Single-for Spartan-3E.
--We use this to create 8k x 4 Single-Port RAMPort RAM.
--Initialize RAM which carries LSB 2 bits of the data.
RAM1 : RAMB16_S2 port map (
     DO => Dout (1 downto 0),
                                   -- 2-bit Data Output
                                  -- 13-bit Address Input
     ADDR => ADDR,
      CLK => CLK,
                                   -- Clock
      DI => Din(1 downto 0),
                                  -- 2-bit Data Input
     EN => EN,
                                   -- RAM Enable Input
      SSR => SSR,
                                   -- Synchronous Set/Reset Input
                                   -- Write Enable Input
     WE => WE
  )
--Initialize RAM which carries MSB 2 bits of the data.
RAM2 : RAMB16 S2 port map (
      DO => Dout (3 downto 2),
                                   -- 2-bit Data Output
                                   -- 13-bit Address Input
      ADDR => ADDR,
      CLK => CLK,
      DI => Din(3 downto 2),
     EN => EN,
      SSR => SSR,
     WE => WE
   );
```

```
--100 MHz clock generation for testing process.
clk_process : process
begin
    wait for 5 ns;
    clk <= not clk;</pre>
end process;
--Write and Read.
--RAM has a depth of 13 bits and has a width of 4 bits.
simulate : process
begin
        en <='1';
        we <= '1';
        --Write the value "i" at the address "i" for 10 clock cycles.
        for i in 0 to 10 loop
                addr <= conv_std_logic_vector(i,13);</pre>
                din <= conv_std_logic_vector(i,4);</pre>
                wait for 10 ns;
        end loop;
        we<= '0';
        --Read the RAM for addresses from 0 to 20.
        for i in 0 to 20 loop
                addr <= conv_std_logic_vector(i,13);</pre>
                wait for 10 ns;
        end loop;
end process;
end Behavioral;
```



