



















Multiplier Example: Control Signal Table

Control Signals for Binary Multiplier

Block diagram module	Microoperation	Control signal name	Control signal expression
Register A:	<i>A</i> ←0	Initialize	IDLE · G
-	$A \leftarrow A + B$	Load	MUL0 $\cdot Q_{\theta}$
	$C \parallel A \parallel Q \leftarrow \mathrm{sr} \ C \parallel A \parallel Q$	Shift_dec	MUL1
Register B:	$B \leftarrow IN$	Load_B	LOADB
Flip-Flop C:	C ← 0	Clear_C	IDLE \cdot G + MUL1
	$C \leftarrow C_{\text{out}}$	Load	—
Register Q:	$\mathbf{Q} \leftarrow IN$	Load_Q	LOADQ
	$C \parallel A \parallel Q \leftarrow \mathrm{sr} \ C \parallel A \parallel Q$	Shift_dec	—
Counter P:	$P \leftarrow n-1$	Initialize	_
	$P \leftarrow P - 1$	Shift dec	_















Multiplier Example: Sequencer and Decoder Design - Formulation

 Assuming that state variables M1 and M0 are decoded into states, the next state part of the State Table is:

Current State	Input G Z	Next State M1 M0
IDLE	0 0	0 0
IDLE	0 1	0 0
IDLE	1 0	0 1
IDLE	1 1	0 1
MUL0	0 0	1 0
MUL0	0 1	1 0
MUL0	1 0	1 0
MUL0	1 1	1 0

Current State	Input G Z	Next State M1 M0
MUL1	0 0	0 1
MUL1	0 1	0 0
MUL1	1 0	0 1
MUL1	1 1	0 0
Unused	0 0	d d
Unused	0 1	d d
Unused	1 0	d d
Unused	11	d d

19







Binary multiplier with n=4 library ieee; use ieee.std_logic_unsigned.all; entity binary multiplier is	datapath_func : process (CLK) variable CA : std_logic_vector (4 downto 0); begin
port(CLK, RESET, G, LOADB, LOADQ : in std_logic;	if (CLK'event and CLK='1') then
MULT_IN : in std_logic_vector (3 downto 0);	if LOADB='1' then
MULT_OUT : out std_logic_vector (7 downto 0));	B <= MULT_IN;
end binary_multiplier;	end if;
and the stress is a band on the distance of the law is	if LOADQ = '1' then
architecture behavior_4 of binary_multiplier is	O <= MULT IN:
type state_type is (IDLE, MOLO, MOLI);	end if:
signal state, next_state : state_tyne:	0.00.07
signal A, B, O; std logic vector(3 downto 0);	casa stata is
signal C, Z : std_logic;	when IDLE =>
begin	if C = 11 then
Z <= P(1) NOR P(0);	ir G = 1 then
MULT_OUT <= A & Q;	C <= '0';
state register response (CLK DESET)	A <= "0000";
state_register : process (CLK, RESET)	P <= "11";
if (RESET = '1') then	end if;
state <= IDLE;	when MUL0 =>
elsif (CLK'event and CLK='1') then	if Q(0) ='1' then
<pre>state <= next_state;</pre>	CA := ('0' & A) + ('0' & B);
endif;	else
end process;	CA := C & A;
next state funci process (G. 7 state)	end if;
hegin	$C \le CA(4)$:
case state is	$A \leq CA(3 \text{ downto } 0);$
when IDLE =>	when MIII 1 =>
if G='1' then next_state <= MUL0;	
else next_state <= IDLE;	$\Delta \leq = C \otimes \Delta(3 \text{ downto } 1)$
end if;	$A = C \otimes A(S \text{ downto } 1);$
when MUL0 =>	$Q \le A(0) \& Q(3 \text{ downto 1});$
next_state <= MUL1;	P <= P - "01";
if $7='1'$ then next state $\leq =$ IDLE:	end case;
else next_state <= MUL0:	end if;
end if;	end process;
end case;	23
end process;	end behavior_4;







































Contro	ol Signals and Re	gister Transfers
 From the register From the signals and signals a	e datapath and ASM transfers initiated by e ASM one finds the are active	one finds the the control signals. states in which the
Control signal Initialize Load ClearC Shift/Dec	Register transfers $A \leftarrow 0, P \leftarrow n-1$ $A \leftarrow A+ B, C \leftarrow Cout$ $C \leftarrow 0$ $C A Q \leftarrow srC A Q, P \leftarrow P-1$	States in which signal is active INIT ADD INIT, MUL1 MUL1
		43













Re	gister Transfer Description of the
Mi	croprogram
 Eac	h memory location contains a microinstruction,
to b	e executed in the corresponding state. The
regi	ster transfer statements are:
Address	Symbolic transfer statement
IDLE INIT MUL0 ADD MUL1	$\begin{array}{l} G: CAR \leftarrow \text{INIT}, \overline{G}: CAR \leftarrow \text{IDLE} \\ C \leftarrow 0, A \leftarrow 0, P \leftarrow n-1, CAR \leftarrow \text{MUL0} \\ Q_0: CAR \leftarrow \text{ADD}, \overline{Q_0}: CAR \leftarrow \text{MUL1} \\ A \leftarrow A + B, C \leftarrow C_{\text{out}}, CAR \leftarrow \text{MUL1} \\ C \leftarrow 0, C \ A\ Q \leftarrow \text{sr } C \ A\ Q, Z: CAR \leftarrow \text{IDLE}, \overline{Z}: CAR \leftarrow \text{MUL0}, \\ P \leftarrow P - 1 \end{array}$



		NATADDU	SEL	DATAPATH	
IDLE	INIT	IDLE	DG	None	
INIT	—	MUL0	NXT	IT, CC	
MUL0	ADD	MUL1	DQ	None	
ADD	—	MUL1	NXT	LD	
MUL1	IDLE	MUL0	DZ	CC, SD	
4	*		-		
DLE	$G: CAR \leftarrow INIT, \overline{G}: CAR \leftarrow IDLE$				
	$C \leftarrow 0, A \leftarrow 0, P \leftarrow n-1, CAR \leftarrow MUL0$				
ADD	Q_0 : CAR \leftarrow ADD, Q_0 : CAR \leftarrow MUL1 A \leftarrow A + B, C \leftarrow C _{aut} CAR \leftarrow MUL1				











