## EE 459/500 - HDL Based Digital Design with Programmable Logic

## Lecture 13 <br> Control and Sequencing: Hardwired and Microprogrammed Control

References:
Chapter s 4,5 from textbook
Chapter 7 of M.M. Mano and C.R. Kime, Logic and Computer
Design Fundamentals, Pearson Prentice-Hall, 2008.

## Overview

- Control and Sequencing
- Algorithmic State Machine (ASM) Chart of Multiplier
- Hardwired control
- Microprogrammed control


## Multiplier Example

- Example: (101 x 011)
- Partial products are:
$101 \times 0,101 \times 1$, and $101 \times 1$

|  |  |  | 1 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | x | $\mathbf{0}$ | 1 | 1 |
|  |  |  | 1 | 0 | 1 |
|  |  | 1 | 0 | 1 |  |
|  | 0 | 0 | 0 |  |  |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | 1 | 1 |

## Example (10 1) x (0 1 1) again

- Reorganizing to follow hardware algorithm:



## Multiplier Example: Block Diagram



## Multiplier Example: Operation

1. The multiplicand is loaded into register $B$.
2. The multiplier is loaded into register $Q$.
3. When $G$ becomes 1 , register $C \| A$ is initialized to 0 .
4. Down Counter $P$ is initialized to $n-1(n=$ number of bits in multiplier)
5. The partial products are formed in register $\mathrm{C}\|\mathrm{A}\| \mathrm{Q}$.
6. Each multiplier $(Q)$ bit, beginning with the LSB, is processed (if bit is $1, B$ is added to partial product of $A$; if bit is 0 , do nothing)
7. $\quad \mathrm{C}\|\mathrm{A}\| \mathrm{Q}$ is shifted right using the shift register

- Partial product bits fill vacant locations in $Q$ as multiplier is shifted out
- If overflow during addition, the outgoing carry is recovered from C during the right shift

8. Steps 6 and 7 are repeated until $\mathrm{P}=0$ as detected by Zero detect.

## Multiplier Example: ASM Chart



## Multiplier Example: ASM Chart (Contd.)

- Three states are necessary to implement multiplier
- IDLE state:
- Input G is used as the condition for starting the multiplication
- C, A, and P are initialized
- MULO state: conditional addition is performed based on the value of $Q_{0}$.
- MUL1 state:
- Right shift is performed to capture the partial product and position the next bit of the multiplier in $Q_{0}$
- Down counter P = P - 1
- $P=0$ is used to sense completion or continuation of the multiplication.


## Control and sequencing

- The ASM chart provides information about
- Control of the microoperations (control word)
- Sequencing of these operations
- The design can be split up in two parts:
- Control signals
- Sequencing


## Control signals for multiplier



## Multiplier Example: Control Signal Table

Control Signals for Binary Multiplier

| Block diagram <br> module | Microoperation | Control <br> signal name | Control signal <br> expression |
| :--- | :--- | :--- | :--- |
| Register $A:$ | $A \leftarrow 0$ | Initialize | IDLE $\cdot G$ <br> Load <br> MUL0 $\cdot Q_{0}$ |
|  | $A \leftarrow A+B$ | Shift_dec | MUL1 |
| Register $B:$ | $B \leftarrow I N$ | Load_B | LOADB |
| Flip-Flop $C:$ | $\mathrm{C} \leftarrow 0$ | Clear_C | IDLE $\cdot G+$ MUL1 |
|  | $C \leftarrow C C_{\text {out }}$ | Load | - |
| Register $Q:$ | $Q \leftarrow I N$ | Load_Q | LOADQ |
|  | $C\\|A\\| Q \leftarrow \mathrm{sr} C\\|A\\| Q$ | Shift_dec | - |
| Counter $P:$ | $P \leftarrow n-1$ | Initialize | - |
|  | $P \leftarrow P-1$ | Shift_dec | - |
|  |  |  |  |

## Multiplier Example: Control Signal Table (Contd.)

- Signals are defined on a register basis
- LOAD_Q and LOAD_B: external signals controlled from the system using the multiplier and will not be considered a part of this design
- Some control signals are "reused" for different registers.
- Four control signals are the "outputs" of the control unit: initialize, load, shift_dec, clear_c


## Multiplier Example - Sequencing part of ASM

- With the outputs represented by the table, they can be removed from the ASM making the ASM to represent only the sequencing (next state) behavior $\rightarrow$ Simplified ASM chart. Similar to a state diagram/graph but without outputs specified.



## Overview

- Control and Sequencing
- Algorithmic State Machine (ASM) Chart of Multiplier
- Hardwired control
- Microprogrammed control


## Control

- Hardwired Control
- Implemented using gates and flip-flops
- Faster, less flexible, limited complexity
- Microprogram Control
- Control Store
- Memory storing control signals and next state info
- Controller sequences through memory
- Slower, more flexible, greater complexity


## Hardwired control

- Control Design Methods
- (1) Sequential circuit techniques; studied earlier in this course
- Procedure specializations that use a single signal to represent each state
- (2) Sequence Register and Decoder
- Sequence register with encoded states, e.g., 00, 01, 10, 11.
- Decoder outputs produce "state" signals, e.g., 0001, 0010, 0100, 1000.
- (3) One Flip-Flop per State
- Flip-flop outputs as "state" signals, e. g., 0001, 0010, 0100, 1000.


## (2) Sequencer (sequence register) and Decoder

- Use a register to represent the states and a decoder to generate an output signal corresponding to each state
- Use the State Table to find the input logic



## Multiplier Example: Sequencer and Decoder Design - Specification

- Define:
- States: IDLE, MUL0, MUL1
- Input Signals: G, Z, $Q_{0}$ ( $Q_{0}$ affects outputs, not next state)
- Output Signals: Initialize, Load, Shift_Dec, Clear_C
- State Transition Diagram (Use Sequencing ASM)
- Output Function: Use Control Signal Table
- Decide on type of flip-flops to use
- Find:
- State Assignments
- Use two state bits to encode the three states IDLE, MULO, and MUL1.

| State | M1 | M0 |
| :--- | :---: | :---: |
| IDLE | 0 | 0 |
| MUL0 | 0 | 1 |
| MUL1 | 1 | 0 |
| Unused | 1 | 1 |

## Multiplier Example: Sequencer and Decoder Design - Formulation

- Assuming that state variables M1 and M0 are decoded into states, the next state part of the State Table is:

| Current State | Input G Z | Next State M1 M0 |
| :---: | :---: | :---: |
| IDLE | 00 | $0 \quad 0$ |
| IDLE | 01 | 0 0 |
| IDLE | 10 | $0 \quad 1$ |
| IDLE | 11 | 01 |
| MUL0 | 00 | 10 |
| MUL0 | 01 | 10 |
| MUL0 | 10 | 10 |
| MUL0 | 11 | 10 |


| Current State | Input <br> $\mathbf{G}$ | Next State <br> M1 |  |
| :---: | :---: | :---: | :---: | :---: |
| M0 |  |  |  |

## State Table with Decoder Outputs

| Present State |  |  | Inputs |  | Next |  | State | Decoder Outputs |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Name | M1 | M0 | G | Z | M1 | M0 | Idle |  | MUL0 |
| Idle | 0 | 0 | 0 | X | 0 | 0 | 1 | 0 | 0 |
|  | 0 | 0 | 1 | X | 0 | 1 | 1 | 0 | 0 |
| MUL0 | 0 | 1 | X | X | 1 | 0 | 0 | 1 | 0 |
| MUL1 | 1 | 0 | X | 0 | 0 | 1 | 0 | 0 | 1 |
|  | 1 | 0 | X | 1 | 0 | 0 | 0 | 0 | 1 |
| - | 1 | 1 |  | X | X | X | X | X | X |
|  |  |  |  |  | D1 | D0 |  |  |  |

## Multiplier Example: Sequencer and Decoder Design - Equations Derivation/Optimization

- Finding the equations for M1 and M0 using decoded states:

$$
\begin{aligned}
& \text { M1 }=\text { MUL0 } \\
& \text { M0 }=\mathrm{IDLE} \cdot \mathrm{G}+\mathrm{MUL} 1 \cdot \overline{\mathrm{Z}}
\end{aligned}
$$

- The output equations using the decoded states:

Initialize $=I D L E \cdot G$
Load $=$ MULO $\cdot Q_{0}$
Clear_C = IDLE • G + MUL1
Shift_dec = MUL1

- Doing multiple level optimization, extract IDLE•G:

START $=$ IDLE $\cdot G$
M1 = MULO
M0 = START + MUL1 $\cdot \bar{Z}$
Initialize = START
Load = MULO - Q
Clear_C = START + MUL1
Shift_dec = MUL1

- The resulting circuit using flip-flops, a decoder, and the above equations is given on the next slide.

Multiplier Example: Sequencer and Decoder Design - Implementation


```
--Binary multiplier with n=4
library ieee;
use ieee.std_logic_unsigned.all;
entity binary_multiplier is
    port(CLK, RESET, G, LOADB, LOADQ : in std_logic;
        MULT_IN : in std_logic_vector (3 downto 0);
        MULT_OUT : out std_logic_vector (7 downto 0));
end binary_multiplier;
architecture behavior_4 of binary_multiplier is
    type state_type is (IDLE, MULO, MUL1);
    variable P:=3;
    variable P:=3;
    signal A, B, Q : std_logic_vector(3 downto 0);
    signal C, Z : std_logic;
begin
    Z <= P(1) NOR P(0);
    MULT_OUT <= A & Q;
    state_register : process (CLK, RESET)
    begin
        if (RESET = '1') then
        state <= IDLE;
        elsif (CLK'event and CLK='1') then
        state <= next_state;
        endif;
    end process;
    next_state_func: process (G, Z, state)
    begin
    case state is
        when IDLE =>
            if G='1' then next_state <= MULO;
            else next_state <= IDLE;
            end if
        when MULO =>
            next_state <= MUL1;
        when MUL1 =>
            if Z='1' then next_state <= IDLE;
            if Z='1' then }\begin{array}{ll}{\mathrm{ next_state <= IDLE;}}\\{\mathrm{ else }}&{\mathrm{ next_state <= MULO;}}
            else
    end case;
    end process;
```

 3 processes
entity binary_multiplier is
ADQ : in std_logic;
MULT_OUT : out std_logic_vector ( 7 downto 0 ) )
end binary_multiplier;
architecture behavior_4 of binary_multiplier is
type state_type is (IDLE, MULO, MUL1);
signal state, next_state : state_type
signal A, B, Q : std_logic_vector(3 downto 0);
signal C, Z : std_logic;
$Z<=P(1)$ NOR $P(0)$;
MULT_OUT <= A \& Q;
state_register : process (CLK, RESET)
if (RESET = ' 1 ') then
elsif (CLK'event and CLK='1') then
state <= next_state;
begin
when IDLE
if $\mathbf{G}=$ '1' then next_state <= MULO;
next_state <= IDLE;
end if
MULO =>
f $Z=$ ' 1 ' then next_state $<=$ IDLE;
end if;
end process;
datapath_func: process (CLK)
variable CA : std_logic_vector (4 downto 0);
begin
if (CLK'event and CLK='1') then if LOADB=' 1 ' then B <= MULT_IN;
end if;
if LOADQ = ' 1 ' then
Q < = MULT_IN;
end if;
case state is
when IDLE =>
if $G=$ ' 1 ' then
C <= ' 0 ';
A <= "0000";
P <= "11";
end if;
when MULO =>
if $Q(0)=$ '1' then
else
CA := C \& $A$
end if;
C < = CA(4);
A $<=$ CA( 3 downto 0 );
when MUL1 =>
C < = '0';
$A<=C \& A(3$ downto 1);
$\mathrm{Q}<=\mathrm{A}(0) \& \mathrm{Q}$ (3 downto 1);
P <= P - "01";
end case;
end if;
end process;
end behavior_4;

## VHDL code: structural

- Homework assignment \#5:
- Write VHDL description of structural architecture similar to the structural description of the architecture from Example 2, Implementation 2 of Lab \#4.
- Create a testbench and simulate in Aldec-HDL.
- Report should contain: title, name, brief description, VHDL code (with nice indentation and useful comments throughout the code), simulation waveforms (black on white and horizontal).
- Report should be a single PDF file named "hw5_YourFirstName_YourLastName.pdf"


## (3) One Flip-Flop per State

- This method uses one flip-flop per state and a simple set of transformation rules to implement the circuit.
- The design starts with the ASM chart, and replaces

1. State Boxes with flip-flops,
2. Scalar Decision Boxes with a demultiplexer with 2 outputs,
3. Vector Decision Boxes with a (partial) demultiplexer,
4. Junctions with an OR gate, and
5. Conditional Outputs with AND gates.

- More flip-flops needed than in previous method


## State box and Scalar decision box transformations

## State Box



Decision Box


## Vector decision box transformation

- Each Decision box transforms to a Demultiplexer
- Entry point is Enable inputs
- The Conditions are the Select inputs
- Demultiplexer Outputs are the Exit points



## Junction transformation, Conditional output box transformation

## Junction



Conditional output box: use the output of the decision box as control signal



## Overview

- Control and Sequencing
- Algorithmic State Machine (ASM) Chart of Multiplier
- Hardwired control
- Microprogrammed control


## Datapath + Control unit/path

- Datapath - performs data transfer and processing operations
- Control unit/path - determines the enabling and sequencing of the operations



## Datapath + Control unit/path

- Datapath:
- Registers
- MUXes, ALUs, Shifters, Combinational Circuits and Buses
- Implements microoperations (under control of the control unit)
- Control unit:
- Selects the microoperation
- Determines the sequence (based on status and input signals)
- Design:
- State diagram or ASM
- Microoperations
- Sequence



## Microprogrammed Control

- Is a control unit whose control words are stored in memory, called control memory.
- A control word contains a microinstruction that specifies one or more microoperations.
- A sequence of microinstructions is called a microprogram.
- A microprogram is stored in ROM (thus fixed) or in RAM (called writable control memory).


## Control Unit Organization



## Microprogrammed Control

- The Control Data Register (CDR) is optional:
- Allows higher clock frequencies (pipelining)
- Makes the sequencing more complicated for decisions based on status bits
- If the CDR is omitted:
- The only register in the control unit is the Control Address Register (CAR)
- The memory and next-address generator are combinational
- Thus the state of the control unit is given by the contents of the CAR
- New control data will appear at the output of the memory as long as the address is applied


## Microprogrammed Control

- The next address (determining the next instruction of the new state) is function of the next-address bits and the STATUS signals/bits.
- The way we designed the control unit, the status bits can only affect the next address (thus next state).
[note: status bits do not control the datapath directly]
- Thus status bits cannot directly affect the output or cause a register transfer operation (except by affecting the address).
- This means that the sequential circuit of the control unit must be a Moore type.


## ASM of the Control Unit

- Moore type circuit:
- No conditional output boxes allowed
- Replace the conditional output boxes by states
- Additional states are required for the same hardware algorithm
- Also, only one decision box between states preferred (for simple next address generation)


## ASM of the Control Unit



## ASM of the Control Unit

- Two additional states: INIT, ADD
- Total of 5 states needed



## Design of the Control Unit

- To design the (micro)sequencer for the multiplier and the microprogram we need to determine:
- The bits in the control word
- The size of the Control memory (ROM)
- The size of the Control Address Register (CAR)
- Next-address generator structure
- Control word
- Sequencer


## Control Signals and Datapath

- Use the same Datapath:
- We need four control signals:
- Initialize
- Load
- Clear_C
- Shift_Dec
- Status bits: Qo, Z



## Control Signals and Register Transfers

- From the datapath and ASM one finds the register transfers initiated by the control signals.
- From the ASM one finds the states in which the signals are active

| Control signal | Register transfers | States in which signal is active |
| :--- | :--- | :--- |
| Initialize | $\mathrm{A} \leftarrow 0, \mathrm{P} \leftarrow \mathrm{n}-1$ | INIT |
| Load | $\mathrm{A} \leftarrow \mathrm{A}+\mathrm{B}, \mathrm{C} \leftarrow \mathrm{Cout}$ | ADD |
| ClearC | $\mathrm{C} \leftarrow 0$ | INIT, MUL1 |
| Shift/Dec | $\mathrm{C}\\|\mathrm{A}\\| \mathrm{Q} \leftarrow \mathrm{srC}\\|\mathrm{A}\\| \mathrm{Q}, \mathrm{P} \leftarrow \mathrm{P}-1$ | MUL1 |

## Control Signals, Control Word Format

- Four control signals needed.
- We can use these signals as is or encode them to reduce the number of bits needed in the control word.
- If we do not encode these: 4 bits needed
- Initialize 0001
- Load 0010
- ClearC 0100
- Shift/Dec 1000

Control Word Format


## Sequencer

- The sequencing is determined by the ASM chart
- First, determine the sequencing requirements:
- IDLE: next state function of G
- MULO: next state function of Qo
- MUL1: next state function of Z
- We need a pair of addresses to direct to the next state depending on the values of the status or input signals
- SEL determines which next address to use

Control Sequences for the micro operations based on decision boxes in the ASM chart:


## SEL Field definition and Code in the Control Word

| SEL Field Definition: SEL |  | $\begin{array}{llllllll}11 & 9 & 8 & 6 & 5 & 4 & 3\end{array}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | NXTADD 1 | nxtaddo |  | DATAPATH |
| Symbolic notation | Binary Code | Sequencing Microoperations |  |  |  |
| NXT | 00 | $C A R \leftarrow N X T A D D 0$ |  |  |  |
| DG | 01 | $\bar{G}: C A R \leftarrow N X T A D D 0$ |  |  |  |
|  |  | G: CAR $\leftarrow N X T A D D 1$ |  |  |  |
| DQ | 10 | $\overline{Q_{0}}: C A R \leftarrow N X T A D D 0$ |  |  |  |
|  |  | $Q_{0}: C A R \leftarrow N X T A D D 1$ |  |  |  |
| DZ | 11 | $\bar{Z}: C A R \leftarrow N X T A D D 0$ |  |  |  |
|  |  | $Z: C A R \leftarrow N X T A D D 1$ |  |  |  |

## Design of Control Unit

- ROM size:
- Word length: 12 bits (control word)
- Size: 5 storage location, one for each state
- Address bits:
- 3 bits to address 5 locations
- CAR is 3 bits wide
- The address loaded in the CAR:
- Comes from the next-address info in the microinstruction: NXTADD0 or NXTADD1


## Microprogrammed Control Unit



## Register Transfer Description of the Microprogram

- Each memory location contains a microinstruction, to be executed in the corresponding state. The register transfer statements are:

Address Symbolic transfer statement

| IDLE | $G: C A R \leftarrow \mathrm{INIT}, \bar{G}: C A R \leftarrow \mathrm{IDLE}$ |
| :--- | :--- |
| INIT | $C \leftarrow 0, A \leftarrow 0, P \leftarrow n-1, C A R \leftarrow$ MUL0 |
| MUL0 | $Q_{0}: C A R \leftarrow \mathrm{ADD}, \overline{Q_{0}}: C A R \leftarrow \mathrm{MUL} 1$ |
| ADD | $A \leftarrow A+B, C \leftarrow C_{\text {out }}, C A R \leftarrow$ MUL1 |
| MUL1 | $C \leftarrow 0, C\\|A\\| Q \leftarrow$ sr $C\\|A\\| Q, Z: C A R \leftarrow$ IDLE, $\bar{Z}: C A R \leftarrow$ MUL0, |
|  | $P \leftarrow P-1$ |

## Symbolic Microprogram

- The above Register Transfer Operation can be translated into a symbolic microprogram (control words):
- Example:
address IDLE: G: CAR $\leftarrow$ INIT, G': CAR $\leftarrow$ IDLE Can be written as:

address IDLE:



## Symbolic Microprogram

| Address | NXTADD1 | NXTADD0 | SEL | DATAPATH |
| :--- | :--- | :--- | :--- | :--- |
| IDLE | INIT | IDLE | DG | None |
| INIT | - | MUL0 | NXT | IT, CC |
| MUL0 | ADD | MUL1 | DQ | None |
| ADD | - | MUL1 | NXT | LD |
| MUL1 | IDLE | MUL0 | DZ | CC, SD |

## Binary Microprogram



- Similar for the other instructions:

| Address | NXTADD1 | NXTADD0 | SEL | DATAPATH | Address | NXTADD1 | NXTADD0 | SEL | DATAPATH |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| IDLE | INIT | IDLE | DG | None | 000 | 001 | 000 | 01 | 0000 |
| INIT | - | MUL0 | NXT | IT, CC | 001 | 000 | 010 | 00 | 0101 |
| MUL0 | ADD | MUL1 | DQ | None | 010 | 011 | 100 | 10 | 0000 |
| ADD | - | MUL1 | NXT | LD | 011 | 000 | 100 | 00 | 0010 |
| MUL1 | IDLE | MUL0 | DZ | CC, SD | 100 | 000 | 010 | 11 | 1100 |

## VHDL code

- Homework assignment \#6:
- Write VHDL structural description of this multiplier (slide \#49) using the microprogrammed approach for the control unit.
- Use a ROM as studied in Lab \#5.
- Create a testbench and simulate in Aldec-HDL.
- Report should contain: title, name, brief description, VHDL code (with nice indentation and useful comments throughout the code), simulation waveforms (black on white and horizontal).
- Report should be a single PDF file named "hw6_YourFirstName_YourLastName.pdf"


## Summary

- Interaction between datapaths and control units
- Two types of control units:
- Non-programmed
- Programmed
- Two implementation approaches for Hardwired Control (non-programmed):
- Sequence Register and Decoder
- One Flip-Flop per state
- Use of ASM to specify control functions:
- Microoperations
- Sequence of operations
- Microprogrammed control is a more structured approach for complex systems


## Appendix A: Speeding Up the Multiplier

- In processing each bit of the multiplier, the circuit visits states MUL0 and MUL1 in sequence.
- By redesigning the multiplier, is it possible to visit only a single state per bit processed?


## Speeding Up Multiply (Contd.)

- The operations in MULO and MUL1:
- In MULO, a conditional add of B
- In MUL1, a right shift of $C\|A\| Q$ in a shift register, the decrementing of $P$, and a test for $P=0$ (on the old value of $P$ )
- Any solution that uses one state must combine all of the operations listed into one state
- The operations involving P are already done in a single state, so not a problem.
- The right shift, however, depends on the result of the conditional addition. So these two operations must be combined!


## Speeding Up Multiply (Contd.)

- By replacing the shift register with a combinational shifter and combining the adder and shifter, the states can be merged.


