EE 459/500 – HDL Based Digital Design with Programmable Logic

> Lecture 14 Electronic Dice Game: From ASM Chart to Microprogrammed Control

References: Chapter s 5 from textbook





















Sta	ate	Tra	ansit	ior	n Ta	ble								
- D	erive	d fr	om th	e As	SM c	hart								
• A	row	for	each l	link	nath	in the	e As	SM (chai	rt				
	ABC	Rb	Reset	D.,	D	D	Eq	A+	B+	C+	Win	Lose	Roll	Sp
1	000	0	_		- /11	- 2312		0	0	0	0	0	0	0
2	000	1	_	_		_	_	ŏ	õ	1	õ	õ	õ	õ
3	001	1	_	_	_	_	_	0	Õ	1	õ	Ő	1	Õ
4	001	0	_	_	0	0	_	1	0	0	0	0	0	1
5	001	0	_	_	0	1	_	0	1	1	0	0	0	0
6	001	0	_	_	1	_	_	0	1	0	0	0	0	0
7	010	_	0	_	_	_	_	0	1	0	1	0	0	0
8	010	_	1	_	_	_	_	0	0	0	1	0	0	0
9	011	_	1	_	_	_	_	0	0	0	0	1	0	0
10	011	_	0	_	_	_	_	0	1	1	0	1	0	0
11	100	0	_	—	_	_	—	1	0	0	0	0	0	0
12	100	1	_	—	_	_	—	1	0	1	0	0	0	0
13	101	0	_	0	_	_	0	1	0	0	0	0	0	0
14	101	0	_	1	—	_	0	0	1	1	0	0	0	0
15	101	0	_	—	—	_	1	0	1	0	0	0	0	0
16	101	1	—	—	—	_	—	1	0	1	0	0	1	0
17	110	—	—	—	—	_	—	—	—	—	_	_	_	—
18	111	—	_	—	—	_	—	—	—	—	_	_	_	—

Control Unit: VHDL Code

```
architecture Dice_Eq of DiceGame is
signal Sp,Eq,D7,D711,D2312: bit:= '0';
signal DA,DB,DC,A,B,C: bit:='0';
signal Point: integer range 2 to 12;
begin
  process(CLK)
  begin
    if CLK = '1' and CLK'event then
      A <= DA; B <= DB; C <= DC;
if Sp = '1' then Point <= Sum; end if;</pre>
    end if;
  end process;
  Win <= B and not C;
  Lose <= B and C;
  Roll <= not B and C and Rb;
  Sp <= not A and not B and C and not Rb and not D711 and not D2312;
  D7 <= '1' when Sum = 7 else '0';
  D711 <= '1' when (Sum = 11) or (Sum = 7) else '0';
D2312 <= '1' when (Sum = 2) or (Sum = 3) or (Sum = 12) else '0';
  Eq <= '1' when Point = Sum else '0';
  DA <= (not A and not B and C and not Rb and not D711 and not D2312) or
         (A and not C) or (A and Rb) or (A and not D7 and not Eq);
  DB <= ((not A and not B and C and not Rb) and (D711 or D2312)) or
         (B and not Reset) or ((A and C and not Rb) and (Eq or D7));
  DC <= (not B and Rb) or (not A and not B and C and not D711 and D2312) or
         (B and C and not Reset) or (A and C and D7 and not Eq);
end Dice_Eq;
```



Counters + Adder of Datapath: VHDL Code

```
entity Counter is
  port(Clk, Roll: in bit;
       Sum: out integer range 2 to 12);
end Counter;
architecture Count of Counter is
signal Cnt1, Cnt2: integer range 1 to 6:= 1;
begin
  process(C1k)
  begin
   if Clk = '1' then
if Roll = '1' then
        if Cnt1 = 6 then Cnt1 <= 1; else Cnt1 <= Cnt1 + 1; end if;</pre>
        if Cnt1 = 6 then
          if Cnt2 = 6 then Cnt2 <= 1; else Cnt2 <= Cnt2 + 1; end if;</pre>
        end if;
      end if;
    end if;
  end process;
  Sum <= Cnt1 + Cnt2;</pre>
end Count;
```









State	ABCD	TEST	NSF	NST	Roll	Sp	Win	Lose
S	0000	001	0000	0001	0	0	0	0
S ₁	0001	001	0010	0001	1	0	0	0
S ₁₁	0010	010	0011	0100	0	0	0	0
S ₁₂	0011	011	0101	0110	0	0	0	0
S 2	0100	110	0100	0000	0	0	1	0
S_13	0101	xxx	0111	0111	0	1	0	0
ร่ั	0110	110	0110	0000	0	0	0	1
S₄	0111	001	0111	1000	0	0	0	0
รู้	1000	001	1001	1000	1	0	0	0
S_1	1001	100	1010	0100	0	0	0	0
S_2	1010	101	0111	0110	0	0	0	0



