## EE 459/500 – HDL Based Digital Design with Programmable Logic

Lecture 15 Memories







Read-W	rite Memory		Read-Only Memory
Volatile Memory		Non-volatile Memory	
Random Access	Sequential Access	Mask-Programmed ROM (PROM	
SRAM	FIFO LIFO	EEPROM	(nonvolatile)
DRAM	Shift Register CAM	FLASH	
DRAM Volatile: need e Nonvolatile: ma Random access EPROM: erasal EEPROM: elect FLASH: memor Access pattern: first-out (stack), Static vs. Dynar	Shift Register CAM lectrical power gnetic disk, retains its stor s: memory locations can b pole programmable read-or rically erasable programm y stick, USB disk sequential access: (video shift register, content-ado nic: dynamic needs period	red information aft re read or written in hy memory nable read-only mo o memory streamin tressable memory dic refresh but is s	er the removal of power n a random order emory ng) first-in-first-out (buffer), last-in- impler, higher density























## How do we use ROMs

```
architecture beh of my_example_rom is
signal ABUS : std_logic_vector(3 downto 0);
signal DBUS : std_logic_vector(1 downto 0);
begin
bit0 : ROM16X1
  generic map (INIT => "1010 1110 0001 0001" )
port map (0 => DBUS(0), A0 => ABUS(0),
A1 => ABUS(1), A2 => ABUS(2), A3 => ABUS(3) );
bit1 : ROM16X1
  generic map (INIT => "1101 1010 1111 0101")
port map (0 => DBUS(1), A0 => ABUS(0),
A1 => ABUS(1), A2 => ABUS(2), A3 => ABUS(3) );
rom inc : process(CLK) is
  begin
     if (CLK'event and CLK='1') then
      ABUS <= ABUS + 1;
     end if;
   end process;
jump : process(DBUS) is
  begin
     if (DBUS="11") then
       ABUS <= "0000";
     end if;
  end;
end architecture;
```



17



























## How to tell XST which type of RAM you want to use?

- XST (Xilinx Synthesis Tool) may implement a declared RAM as either
  - block RAM
  - distributed RAM
- You can force the implementation style to use block RAM or distributed RAM resources
- Done using the ram\_style constraint
- Before the begin statement in the architecture section:
  - attribute ram\_style: string;
  - attribute ram\_style of ram: signal is "distributed";
  - Here ram is the signal name. Change "distributed" to "block" to force XST to use block RAM resources. Default value of the attribute ram\_style is "auto".

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
                                                     Example
entity ram_example is
port ( Clk : in std logic;
       address : in integer;
       we : in std_logic;
data_i : in std_logic_vector(7 downto 0);
       data_o : out std_logic_vector(7 downto 0)
    );
end ram_example;
architecture Behavioral of ram_example is
--Declaration of type and signal of a 256 element RAM; each word is 8 bit wide.
type ram_t is array (0 to 255) of std_logic_vector(7 downto 0);
signal ram : ram t := (others => (others => '0'));
attribute ram_style: string;
attribute ram_style of ram : signal is "distributed";
begin
--process for read and write operation.
PROCESS(Clk)
BEGIN
    if (rising edge (Clk)) then
       if(we='1') then
           ram(address) <= data i;
        end if;
        data_o <= ram(address);</pre>
    end if;
END PROCESS;
end Behavioral;
```









```
memory_initialization_radix=2;
memory_initialization_vector=
10000000,
01000000,
00100000,
00010000,
00001000,
00000100,
00000010,
00000011;
```























