# EE 459/500 - HDL Based Digital Design with Programmable Logic 

# Lecture 18 Computer Basics 

References:
Chapter 9 of M. Morris Mano and Charles Kime, Logic and Computer Design Fundamentals, Pearson Prentice Hall, $4^{\text {th }}$ Edition, 2008.

## Overview

- Part 1 - Datapaths
- Introduction
- Datapath Example
- Arithmetic Logic Unit (ALU)
- Shifter
- Datapath Representation and Control Word
- Part 2 - A Simple Computer
- Instruction Set Architecture (ISA)
- Single-Cycle Hardwired Control
- Part 3 - Multiple Cycle Hardwired Control
- Single Cycle Computer Issues
- Sequential Control Design


## Introduction

- Computer Specification
- Instruction Set Architecture (ISA) - the specification of a computer's appearance to a programmer at its lowest level
- Computer Architecture - a high-level description of the hardware implementing the computer derived from the ISA
- The architecture usually includes additional specifications such as speed/performance, cost, and reliability



## Introduction

- Simple computer architecture decomposed into:
- Datapath: performing operations (i.e., data manipulation)
- A set of registers
- Microoperations performed on the data stored in the registers
- A control interface
- Control unit: controlling datapath operations
- Programmable \& Non-programmable



## Datapath Example

- Register file:
- Four parallel-load regs
- Two mux-based register selectors
- Register destination decoder
- Microoperation implementation
- Mux B for external constant input
- Buses A and B with external address and data outputs
- Function Unit:
- ALU and Shifter with Mux F for output select
- Mux D for external data input
- Logic for generating status bits: V, C, N, Z



## Datapath Example: Performing a Microoperation

## Microoperation: R0 $\leftarrow \mathrm{R} 1+\mathrm{R} 2$

- Apply 01 to A select to place contents of R1 onto Bus A
- Apply 10 to B select to place contents of R2 onto B data and apply 0 to MB select to place $B$ data on Bus B
- Apply 0010 to $G$ select to perform addition $\mathrm{G}=$ Bus A + Bus B
- Apply 0 to MF select and 0 to MD select to place the value of $G$ onto BUS D
- Apply 00 to Destination select to enable the Load input to R0
- Apply 1 to Load Enable to force the Load input to R0 to 1 so that R0 is loaded on the clock pulse (not shown)
- The overall microoperation requires 1 clock cycle



## Datapath Example: Key Control Actions for Microoperation Alternatives

Various microoperations:

- Perform a shift microoperation: apply 1 to MF select
- Use a constant in a micro-operation using Bus B: apply 1 to MB select
- Provide an address and data for a memory or output write microoperation - apply 0 to Load enable to prevent register loading
- Provide an address and obtain data for a memory or output read microoperation - apply 1 to MD select
- For some of the above, other control signals become don't cares



## Overview

- Part 1 - Datapaths
- Introduction
- Datapath Example
- Arithmetic Logic Unit (ALU)
- Shifter
- Datapath Representation and Control Word
- Part 2 - A Simple Computer
- Instruction Set Architecture (ISA)
- Single-Cycle Hardwired Control
- Part 3 - Multiple Cycle Hardwired Control
- Single Cycle Computer Issues
- Sequential Control Design


## Arithmetic Logic Unit (ALU)

- Decompose the ALU into:
- An arithmetic circuit \& A logic circuit
- A selector to pick between the two circuits

Gn


## Arithmetic Circuit

- Arithmetic circuit design
- Decompose the arithmetic circuit into:
- An n-bit parallel adder
- A logic block that selects four choices for input B to the adder
$\mathrm{G}_{\mathrm{in}} \longrightarrow$


There are only four functions of $B$ to select as Y in $\mathrm{G}=\mathrm{A}+\mathrm{Y}+\mathrm{C}_{\text {in }}$ :

| Y | $\mathrm{C}_{\text {in }}=0$ | $C_{\text {in }}=1$ |
| :---: | :---: | :---: |
| - 0 | $\mathrm{G}=\mathrm{A}$ | $G=A+1$ |
| - B | $G=A+B$ | $G=A+B$ |
| - B | $G=A+\bar{B}$ | $G=A+$ |
| - 1 | $G=A-1$ | $G=A$ |

## 4-Bit Basic Left/Right Shifter



## Barrel Shifter



- A rotate is a shift in which the bits shifted out are inserted into the positions vacated
- The circuit rotates its contents left from 0 to 3 positions depending on S :
$S=00$ position unchanged $\quad S=10$ rotate left by 2 positions
$S=01$ rotate left by 1 positions
$S=11$ rotate left by 3 positions


## Combinational Shifter from MUXes

| Basic Building Block | A B | - Example 8-bit: |
| :---: | :---: | :---: |
|  | 1 0 | - Layer 1 shifts by 0, 4 |
|  | T | - Layer 2 shifts by 0, 2 |
| 8-bit right shifter | D | - Layer 3 shifts by 0, 1 |



- Large barrel shifters can be constructed using:
- Layers of multiplexers
- 2-dimensional array circuits designed at the electronic level


## Overview

- Part 1 - Datapaths
- Introduction
- Datapath Example
- Arithmetic Logic Unit (ALU)
- Shifter
- Datapath Representation and Control Word
- Part 2 - A Simple Computer
- Instruction Set Architecture (ISA)
- Single-Cycle Hardwired Control
- Part 3 - Multiple Cycle Hardwired Control
- Single Cycle Computer Issues
- Sequential Control Design


## Datapath Representation

- In the register file:
- Select inputs for multiplexers => A address \& B address
- Decoder input => D address
- Load enable => write
- Input data to the registers => D data
- Multiplexer outputs => A data \& B data
- The register file now appears like a memory based on clocked flipflops
- FS?



## Definition of Function Select (FS) Codes



|  | MF | G | H | - Mox |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| FS(3:0) | Select | Select(3:0) | Select(1:0) | Microoperation |  |
| 0000 | 0 | 0000 | XX | $F \leftarrow f$ |  |
| 0001 | 0 | 0001 | XX | $F \leftarrow+1$ |  |
| 0010 | 0 | 0010 | XX | $F \leftarrow+B$ |  |
| 0011 | 0 | 0011 | XX | $F \leftarrow+3+1$ |  |
| 0100 | 0 | 0100 | XX | $F \leftarrow+B$ |  |
| 0101 | 0 | 0101 | XX | $F \leftarrow+3+1$ |  |
| 0110 | 0 | 0110 | XX | $F \leftarrow-1$ |  |
| 0111 | 0 | 0111 | XX | $F \leftarrow$ |  |
| 1000 | 0 | $1 \times 00$ | XX | $F \leftarrow \wedge 3$ | Boolean Equations: |
| 1001 | 0 | 1 X01 | XX | $F \leftarrow \vee 3$ |  |
| 1010 | 0 | $1 \times 10$ | XX | $F \leftarrow \oplus\}$ | $\mathrm{MF}_{\mathrm{i}}=\mathrm{F}_{3} \mathrm{~F}_{2}$ |
| 1011 | 0 | 1 X 11 | XX | $F \leftarrow$ | $\mathrm{G}_{\mathrm{i}}=\mathrm{F}_{\mathrm{i}}$ |
| 1100 | 1 | XXXX | 00 | $F \leftarrow$ |  |
| 1101 | 1 | XXXX | 01 | $F \leftarrow B$ | $\mathrm{H}_{\mathrm{i}}=\mathrm{F}_{\mathrm{i}}$ |
| 1110 | 1 | XXXX | 10 | $F \leftarrow B$ |  |

## The Control Word

- The datapath has many control input signals, can be organized into a control word
- To execute a microinstruction, we apply control word values for a clock cycle
$151413121110 \quad 9 \quad 8 \quad 7 \quad 6 \quad 5 \quad 4 \quad 3 \quad 2 \quad 1 \quad 0$

| DA | AA | BA | $\mathbf{M}$ <br> $\mathbf{B}$ | FS | $\mathbf{M}$ <br> $\mathbf{D}$ | $\mathbf{R}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Control word
DA - D Address, AA - A Address
BA - B Address, MB - Mux B
FS - Function Select, MD - Mux D
RW - Register Write


## Control Word Encoding

| DA, AA, BA |  | MB |  | FS |  | MD |  | RW |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Function | Code | Function | Code | Function | Code | Function | Code | Function | Code |
| R0 | 000 | Register | 0 | $F \leftarrow$ | 0000 | Function | 0 | No write | 0 |
| $R 1$ | 001 | Constant | 1 | $F \leftarrow+1$ | 0001 | Data In | 1 | Write | 1 |
| R2 | 010 |  |  | $F \leftarrow+B$ | 0010 |  |  |  |  |
| R3 | 011 |  |  | $F \leftarrow+B+1$ | 0011 |  |  |  |  |
| $R 4$ | 100 |  |  | $F \leftarrow+\overline{3}$ | 0100 |  |  |  |  |
| R5 | 101 |  |  | $F \leftarrow+\overline{3}+1$ | 0101 |  |  |  |  |
| $R 6$ | 110 |  |  | $F \leftarrow-1$ | 0110 |  |  |  |  |
| R7 | 111 |  |  | $F \leftarrow$ | 0111 |  |  |  |  |
|  |  |  |  | $F \leftarrow \wedge!$ | 1000 |  |  |  |  |
|  |  |  |  | $F \leftarrow \vee$; | 1001 |  |  |  |  |
|  |  |  |  | $F \leftarrow \oplus$ | 1010 |  |  |  |  |
|  |  |  |  | $F \leftarrow^{-}$ | 1011 |  |  |  |  |
|  |  |  |  | $F \leftarrow$ | 1100 |  |  |  |  |
|  |  |  |  | $F \leftarrow B$ | 1101 |  |  |  |  |
|  |  |  |  | $F \leftarrow B$ | 1110 |  |  |  |  |

Microoperations for the Datapath - Symbolic \& Binary Representation

| Microoperation | DA | AA | BA | MB | FS | MD | RW |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $R 1 \leftarrow 2-R 3$ | $R 1$ | R2 | R3 | Register | $F=A+\bar{B}+1$ | Function | Write |
| $R 4 \leftarrow \mathrm{R} 6$ | R4 | - | R6 | Register | $F=\mathrm{sl} B$ | Function | Write |
| $R 7 \leftarrow 7+1$ | R7 | R7 | - | Register | $F=A+1$ | Function | Write |
| $R 1 \leftarrow J+2$ | R1 | R0 | - | Constant | $F=A+B$ | Function | Write |
| Data out $\leftarrow 3$ |  |  | R3 | Register | - | - | No Write |
| $R 4 \leftarrow$ ata in | R4 |  |  | - | - | Data in | Write |
| $R 5 \leftarrow$ | R5 | $R 0$ | R0 | Register | $F=A \oplus$ | Function | Write |
| Microoperation | DA | AA | BA | MB | FS | MD | RW |
| $R 1 \leftarrow 2-R 3$ | 001 | 010 | 011 | 0 | 0101 | 0 | 1 |
| $R 4 \leftarrow \mathrm{R} 6$ | 100 | XXX | 110 | 0 | 1110 | 0 | 1 |
| $R 7 \leftarrow 7+1$ | 111 | 111 | XXX | 0 | 0001 | 0 | 1 |
| $R 1 \leftarrow J+2$ | 001 | 000 | XXX | 1 | 0010 | 0 | 1 |
| Data out $\leftarrow 3$ | XXX | XXX | 011 | 0 | XXXX | X | 0 |
| $R 4 \leftarrow$ ata in | 100 | XXX | XXX | X | XXXX | 1 | 1 |
| $R 5 \leftarrow$ | 101 | 000 | 000 | 0 | 1010 | 0 | 1 |

## Datapath Simulation




## Overview

- Part 1 - Datapaths
- Introduction
- Datapath Example
- Arithmetic Logic Unit (ALU)
- Shifter
- Datapath Representation and Control Word
- Part 2 - A Simple Computer
- Instruction Set Architecture (ISA)
- Single-Cycle Hardwired Control
- Part 3 - Multiple Cycle Hardwired Control
- Single Cycle Computer Issues
- Sequential Control Design


## Instruction Set Architecture (ISA) for Simple Computer (SC)

- Instructions are stored in RAM or ROM as a program, the addresses for instructions are provided by a program counter (PC)
- Count up or load a new address
- The PC and associated control logic are part of the Control Unit
- A typical instruction specifies:
- Operands to use
- Operation to be performed
- Where to place the result, or which instruction to execute next
- Executing an instruction
- Activate the necessary sequence of operations specified by the instruction
- Be controlled by the control unit and performed in:
- Datapath
- Control unit
- External hardware such as memory or input/output


## ISA Examples

- RISC (Reduced Instruction Set Computer)
- Digital Alpha
- Sun Sparc
- MIPS RX000
- IBM PowerPC
- HP PA/RISC
- CISC (Complex Instruction Set Computer)
- Intel x86
- Motorola 68000
- DEC VAX
- VLIW (Very Large Instruction Word)
- Intel Itanium


## ISA: Storage Resources

- "Harvard architecture":
separate instruction and data memories
- Permit use of single clock cycle per instruction implementation
- Due to use of "cache" in modern computer architectures, it is a fairly realistic model


Program counter (PC)
Progr



## ISA: Instruction Formats

- The three formats are: Register, Immediate, and Jump/Branch

(a) Register

(b) Immediate

(c) Jump and Branch
- All formats contain an Opcode field in bits 9 through 15.
- The Opcode specifies the operation to be performed


## ISA: Instruction Format - Register

| 9 |  | 8 | 6 |  | 5 | 3 |  | 2 |
| :--- | :--- | ---: | ---: | :---: | :---: | :---: | :---: | :---: |

(a) Register

- This format supports:
- R1 $\leftarrow$ R2 + R3
- $\mathrm{R} 1 \leftarrow \mathrm{sl}$ R2
- Three 3-bit register fields:
- DR - destination register (R1 in the examples)
- SA - the A source register (R2 in the first example)
- $S B$ - the $B$ source register ( $R 3$ in the first example and $R 2$ in the second example)
- Why is R2 in the second example SB instead of SA?


## ISA: Instruction Format - Immediate

| 15 | 9 |  | 8 | 6 |  |
| :--- | :--- | :--- | :--- | :--- | :--- |

(b) Immediate

- This format supports:
- R1 $\leftarrow \mathrm{R} 2+3$
- The B Source Register field is replaced by an Operand field OP specifying a constant. (3-bit constant, values from 0 to 7 )
- The constant:
- Zero-fill (on the left of) the operand to form 16-bit constant
- 16 -bit representation for values 0 through 7


## ISA: Instruction Format - Jump \& Branch


(c) Jump and Branch

- This instruction supports changes in the sequence of instruction execution by adding an extended, 6-bit, signed 2's-complement address offset to the PC value
- The SA field: permits jumps and branches on N or Z based on the contents of Source register A
- The Address (AD) field (6-bit) replaces the DR and SB fields
- Example: Suppose that a jump for the Opcode and the PC contains 45 (0...0101101) and AD contains - 12 (110100). Then the new PC value will be:
$0 \ldots 0101101+(1 \ldots 110100)=0 \ldots 0100001$ (i.e., $45+(-12)=33)$

| ISA: Instruction Specifications |  |  |  |  | Status Bits |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction | Opcode | Mnemonic | Format | Description |  |
| Move A | 0000000 | MOVA | RD,RA | $\mathrm{R}[\mathrm{DR}] \leftarrow \mathrm{R}[\mathrm{SA}]$ | N, Z |
| Increment | 0000001 | INC | RD,RA | $\mathrm{R}[\mathrm{DR}] \leftarrow \mathrm{R}[\mathrm{SA}]+1$ | N, Z |
| Add | 0000010 | ADD | RD,RA,RB | $\mathrm{R}[\mathrm{DR}] \leftarrow \mathrm{R}[\mathrm{SA}]+\mathrm{R}[\mathrm{SB}]$ | N, Z |
| Subtract | 0000101 | SUB | RD,RA,RB | $\mathrm{R}[\mathrm{DR}] \leftarrow \mathrm{R}[\mathrm{SA}]-\mathrm{R}[\mathrm{SB}]$ | N, Z |
| Decrement | 0000110 |  | RD,RA | $\mathrm{R}[\mathrm{DR}] \leftarrow \mathrm{R}[\mathrm{SA}]-1$ | N, Z |
| AND | 0001000 | AND | RD,RA,RB | $\mathrm{R}[\mathrm{DR}] \leftarrow \mathrm{R}[\mathrm{SA}] \wedge \mathrm{R}[\mathrm{SB}]$ | N, Z |
| OR | 0001001 | OR | RD,RA,RB | $\mathrm{R}[\mathrm{DR}] \leftarrow \mathrm{R}[\mathrm{SA}] \vee \mathrm{R}[\mathrm{SB}]$ | N, Z |
| Exclusive OR | 0001010 | XOR | RD,RA,RB | $\mathrm{R}[\mathrm{DR}] \leftarrow \mathrm{R}[\mathrm{SA}] \oplus \mathrm{R}[\mathrm{SB}]$ | N, Z |
| NOT | 0001011 | NOT | RD,RA | $\mathrm{R}[\mathrm{DR}] \leftarrow \overline{\mathrm{R}[\mathrm{SA}]}$ | N, Z |
| Move B | 0001100 | MOVB | RD,RB | $\mathrm{R}[\mathrm{DR}] \leftarrow \mathrm{R}[\mathrm{SB}]$ |  |
| Shift Right | 0001101 | SHR | RD,RB | $\mathrm{R}[\mathrm{DR}] \leftarrow \mathrm{sr}$ R[SB] |  |
| Shift Left | 0001110 | SHL | RD,RB | $\mathrm{R}[\mathrm{DR}] \leftarrow \mathrm{sl} \mathrm{R}[\mathrm{SB}]$ |  |
| Load Immediate | 1001100 |  | RD, OP | $\mathrm{R}[\mathrm{DR}] \leftarrow \mathrm{zf} \mathrm{OP}$ |  |
| Add Immediate | 1000010 | ADI | RD,RA,OP | $\mathrm{R}[\mathrm{DR}] \leftarrow \mathrm{R}[\mathrm{SA}]+\mathrm{zf} \mathrm{OP}$ |  |
| Load | 0010000 | LD | RD,RA | $\mathrm{R}[\mathrm{DR}] \leftarrow \mathrm{M}[\mathrm{R}[\mathrm{SA}]]$ |  |
| Store | 0100000 | ST | RA,RB | $\mathrm{M}[\mathrm{R}[\mathrm{SA}]] \leftarrow \mathrm{R}[\mathrm{SB}]$ |  |
| Branch on Zero | 1100000 | BRZ | RA,AD | if $(\mathrm{R}[\mathrm{SA}]=0) \mathrm{PC} \leftarrow \mathrm{PC}$ |  |
| Branch on Negative | 1100001 | BRN | RA,AD | if ( $\mathrm{R}[\mathrm{SA}]<0$ ) $\mathrm{PC} \leftarrow \mathrm{PC}$ |  |
| Jump | 1110000 | JMP | RA | $\mathrm{PC} \leftarrow \mathrm{R}$ [SA] |  |

ISA: Example Instructions and Data in Memory
Memory Representation of Instruction and Data

| Decimal <br> Address | Memory Contents | Decimal Opcode | Other Field | Operation |
| :---: | :---: | :---: | :---: | :---: |
| 25 | 0000101001010011 | 5 (Subtract) | DR:1, SA:2, SB:3 | $\mathrm{R} 1 \leftarrow \mathrm{R} 2-\mathrm{R} 3$ |
| 35 | 0100000000100101 | 32 (Store ) | SA:4, SB:5 | $\mathrm{M}[\mathrm{R} 4] \leftarrow \mathrm{R} 5$ |
| 45 | 1000010010111011 | $\begin{aligned} & 66 \text { (Add } \\ & \text { Im mediate) } \end{aligned}$ | DR: 2, SA :7, OP :3 | $\mathrm{R} 2 \leftarrow \mathrm{R} 7+3$ |
| 55 | 1100000101110100 | 96 (Branch on Zero) | AD: 44, SA:6 | $\begin{aligned} & \text { If } R 6=0, \\ & P C \leftarrow P C-20 \end{aligned}$ |
| 70 | 0000000001100000 | $\begin{aligned} & \text { Data }=192 . \\ & \text { Data }=80 . \end{aligned}$ | ex execution of in | ruction in 35, |

## Overview

- Part 1 - Datapaths
- Introduction
- Datapath Example
- Arithmetic Logic Unit (ALU)
- Shifter
- Datapath Representation and Control Word
- Part 2 - A Simple Computer
- Instruction Set Architecture (ISA)
- Single-Cycle Hardwired Control
- Part 3 - Multiple Cycle Hardwired Control
- Single Cycle Computer Issues
- Sequential Control Design



## The Control Unit

- Datapath: the Data Memory has been attached to the Address Out, Data Out, and Data In lines of the Datapath.
- Control Unit:
- The MW input to the Data Memory is the Memory Write signal from the Control Unit.
- The Instruction Memory address input is provided by the PC and its instruction output feeds the Instruction Decoder.
- Zero-filled IR(2:0) becomes Constant In
- Extended $\operatorname{IR}(8: 6) \| \operatorname{IR}(2: 0)$ and Bus $A$ are address inputs to the $P C$.
- The PC is controlled by Branch Control logic


## Program Counter (PC) Function

- PC function is based on instruction specifications involving jumps and branches:

| Branch on Zero | $B R Z$ | if $(R[S A]=0) P C \leftarrow$ | $P C+\operatorname{seAD}$ |
| :--- | :--- | :--- | :--- |
| Branch on Negative | $B R N$ | if $(R[S A]<0) P C \leftarrow$ | $P C+\operatorname{seAD}$ |
| Jump | $J M P$ | $P C \leftarrow R[S A]$ |  |

- The first two transfers require addition to the PC of:
- Address Offset = Extended $\operatorname{IR}(8: 6)|\mid \operatorname{IR}(2: 0)$
- The third transfer requires that the PC be loaded with:
- Jump Address = Bus A = R[SA]
- In addition to the above register transfers, the PC must implement the counting function:
- $\mathrm{PC} \leftarrow \mathrm{PC}+1$


## PC Function (Contd.)

- Branch Control determines the PC transfers based on five inputs:
- N,Z - negative and zero status bits
- PL - load enable for the PC
- JB - Jump/Branch select: If JB = 1, Jump, else Branch
- $B C$ - Branch Condition select: If $B C=1$, branch for $N=1$, else branch for $Z=1$.

| PL | JB | BC | PC Operation |
| :---: | :---: | :---: | :--- |
| 0 | $X$ | $X$ | Count Up |
| 1 | 1 | $X$ | Jump |
| 1 | 0 | 1 | Branch on Negative (else Count Up) |
| 1 | 0 | 0 | Branch on Zero (else Count Up) |

## Instruction Decoder

- Converts the instruction into the signals necessary to control the computer during the single cycle execution, combinational
- Inputs: the 16-bit Instruction
- Outputs: control signals
- DA, AA, and BA: Register file addresses (IR (8:0))
- simply pass-through signals: $D A=D R, A A=S A$, and $B A=S B$
- FS: Function Unit Select
- MB and MD: Multiplexer Select Controls
- RW and MW: Register file and Data Memory Write Controls
" PL, JB, and BC: PC Controls
- Observe that for other than branches and jumps, FS = $\operatorname{IR}(12: 9)$
- The other control signals should depend as much as possible on $\operatorname{IR}(15: 13)$


## Instruction Decoder (Contd.)

Truth Table for Instruction Decoder Logic

| Instruction Function Type | Instruction Bits |  |  |  | Control |  |  | Word Bits |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 15 | 14 | 13 | 9 | MB | MD | RW | MW | PL | JB | BC |
| 1. Function unit operations using registers | 0 | 0 | 0 | X | 0 | 0 | 1 | 0 | 0 | X | X |
| 2. Memory read | 0 | 0 | 1 | X | 0 | 1 | 1 | 0 | 0 | X | X |
| 3. Memory write | 0 | 1 | 0 | X | 0 | X | 0 | 1 | 0 | X | X |
| 4. Function unit operations using register and constant | 1 | 0 | 0 | X | 1 | 0 | 1 | 0 | 0 | X | X |
| 5. Conditional branch on zero ( $\mathbf{Z}$ ) | 1 | 1 | 0 | 0 | X | X | 0 | 0 | 1 | 0 | 0 |
| 6. Conditional branch on negative | 1 | 1 | 0 | 1 | X | X | 0 | 0 | 1 | 0 | 1 |
| 7. Unconditional Jump | 1 | 1 | 1 | X | X | X | 0 | 0 | 1 | 1 | X |

## Instruction Decoder (Contd.)

- Instruction types are based on the control blocks and the seven control signals to be generated (MB, MD, RW, MW, PL, JB, BC):
- Datapath and Memory Control (types 1-4)
- Mux B
- Memory and Mux D
- PC Control (types 5-7)
- Bit 15 = Bit 14 = 1 => PL
- Bit 13 => JB.
- Bit 9 was use as BC which contradicts $\mathrm{FS}=0000$ needed for branches. To force FS(0) to 0 for branches, Bit 9 into $\mathrm{FS}(0)$ is disabled by PL.


## Instruction Decoder (Contd.)

- The end result by use of the types, careful assignment of codes, and use of don't cares, yields very simple logic:
- This completes the design of most of the essential parts of the single-cycle simple computer



## Example Instruction Execution

Six Instructions for the Sirble-Cycle Computer


- Decoding, control inputs and paths shown for ADI, LD and BRZ on next 6 slides


## Decoding for ADI



## Decoding for LD



## Decoding for BRZ




## Overview

- Part 1 - Datapaths
- Introduction
- Datapath Example
- Arithmetic Logic Unit (ALU)
- Shifter
- Datapath Representation and Control Word
- Part 2 - A Simple Computer
- Instruction Set Architecture (ISA)
- Single-Cycle Hardwired Control
- Part 3 - Multiple Cycle Hardwired Control
- Single Cycle Computer Issues
- Sequential Control Design


## Single-Cycle Computer Issues

- Shortcoming of Single Cycle Design
- Complexity of instructions executable in a single cycle is limited
- Accessing both an instruction and data from a simple single memory impossible
- A long worst case delay path limits clock frequency and the rate of performing instructions
- Handling of Shortcomings
- The first two shortcomings can be handled by the multiple-cycle computer
- The third shortcoming is dealt with by using a technique called pipelining described in later lectures


## Multiple-Cycle Computer

- Converting the single-cycle computer into a multiple-cycle computer involves:
- Modifications to the datapath/memory
- Modification to the control unit
- Design of a multiple-cycle hardwired control



## Single-Cycle <br> Simple Computer (SC)

## Datapath Modifications

Use a single memory for both instructions and data

- Requires new MUX M with control signal MM to select between the instruction address from the PC and the data address
- Requires path from Memory Data Out to the instruction register in the control unit



## Datapath Modifications (Continued)

## - Additional registers needed to hold operands

 between cycles- Add 8 temporary storage registers to the Register File
- Register File becomes $16 \times 16$
- Addresses to Register File increase from 3 to 4 bits
- Register File addresses come from:
- The instruction for the Storage Resource registers (0 to 7)
- The control word for the Temporary Storage registers (8 to 15)
- Add Register Address Logic to the Register File to select the register address sources
- Three new control fields for register address source selection and temporary storage addressing: $D X, A X, B X$



## Control Unit Modifications

- Must hold instruction over the multiple cycles to draw on instruction information throughout instruction execution
- Requires an Instruction Register (IR) to hold the instruction
- Load control signal IL
- Requires the addition of a "hold" operation to the PC since it only counts up to obtain a new instruction
- New encoding for the PC operations uses 2 bits



## Overview

- Part 1 - Datapaths
- Introduction
- Datapath Example
- Arithmetic Logic Unit (ALU)
- Shifter
- Datapath Representation and Control Word
- Part 2 - A Simple Computer
- Instruction Set Architecture (ISA)
- Single-Cycle Hardwired Control
- Part 3 - Multiple Cycle Hardwired Control
- Single Cycle Computer Issues
- Sequential Control Design


## Sequential Control Design

- To control microoperations over multiple cycles, a Sequential Control replaces the Instruction Decoder
- Input: Opcode, Status Bits, Control State
- Output:
- Control Word (Modified Datapath Control part)
- Next State: Control Word (New Sequencing Control part)
- Consists of:
- Register to store the Control State
- Combinational Logic to generate the Control Word (both sequencing and datapath control parts)
- The Combinational Logic is quite complex so we assume that it is implemented by using a PLA or synthesized logic and focus on ASM level design



## Control Word



## Sequencing

Datapath

- Datapath part: field MM added, and fields DX, AX, and BX replace $D A, A A$, and $B A$, respectively
- If the MSB of a field is 0 , e.g., $A X=0 X X X$, then $A A$ is 0 concatenated with SA (3bits) field in the IR
- If the MSB of a field is 1 , e. g. $A X=1011$, then $A A=1011$
- Sequencing part:
- IL controls the loading of the IR
- PS controls the operations of the PC
- NS gives the next state of the Control State register
- E.g., NS is 4 bits, the length of the Control State register - 16 states are viewed as adequate for this design


## Encoding for Datapath Control

| DX | AX | BX | Code | MB C | Code | FS | Code | MD | RW | MM | MW | Code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\boldsymbol{R}$ [DR] | $R[S A]$ | $\boldsymbol{R}$ [SB] | 0XXX | Register | 0 | $F \leftarrow A$ | 0000 | FnUt | No write | Address <br> Out | No write | 0 |
| R8 | R8 | R8 | 1000 | Constant | 1 | $F \leftarrow A+1$ | 0001 | Data In | Write | PC | Write | 1 |
| $R 9$ | $R 9$ | $R 9$ | 1001 |  |  | $F \leftarrow A+B$ | 0010 |  |  |  |  |  |
| $R 10$ | $R 10$ | $R 10$ | 1010 |  |  | Unused | 0011 |  |  |  |  |  |
| R11 | R11 | $R 11$ | 1011 |  |  | Unused | 0100 |  |  |  |  |  |
| R12 | R12 | R12 | 1100 |  |  | $F \leftarrow A+\bar{B}+1$ | 0101 |  |  |  |  |  |
| R13 | R13 | R13 | 1101 |  |  | $F \leftarrow A-1$ | 0110 |  |  |  |  |  |
| R14 | R14 | R14 | 1110 |  |  | Unused | 0111 |  |  |  |  |  |
| R15 | R15 | $R 15$ | 1111 |  |  | $F \leftarrow A \wedge B$ | 1000 |  |  |  |  |  |
|  |  |  |  |  |  | $\boldsymbol{F} \leftarrow \boldsymbol{A} \vee B$ | 1001 |  |  |  |  |  |
|  |  |  |  |  |  | $F \leftarrow A \oplus B$ | 1010 |  |  |  |  |  |
|  |  |  |  |  |  | $\boldsymbol{F} \leftarrow \overline{\boldsymbol{A}}$ | 1011 |  |  |  |  |  |
|  |  |  |  |  |  | $F \leftarrow B$ | 1100 |  |  |  |  |  |
|  |  |  |  |  |  | $\boldsymbol{F} \leftarrow \mathrm{sr} \boldsymbol{B}$ | 1101 |  |  |  |  |  |
|  |  |  |  |  |  | $\boldsymbol{F} \leftarrow \mathrm{sl} B$ | 1110 |  |  |  |  |  |
|  |  |  |  |  |  | Unused | 1111 |  |  |  |  |  |

## Encoding for Sequencing Control

| NS | PS |  | IL |  |
| :---: | :---: | :---: | :---: | :---: |
| Next State | Action | Code | Action | Code |
| Gives next state of Control State Register | Hold PC 00 |  | No load 0 Load instr. 1 |  |
|  | Inc PC | 01 |  |  |
|  | Branch | 10 |  |  |
|  | Jump | 11 |  |  |

## ASM Charts for Sequential Control

- An instruction requires two steps:
- Instruction fetch - obtaining an instruction from memory
- Instruction execution - the execution of a sequence of microoperations to perform instruction processing
- Due to the use of the IR, these two steps require a minimum of two clock cycles
- ISA: Instruction Specifications and ASM charts for the instructions (that all require two clock cycles)
- A vector decision box is used for the opcode
- Scalar decision boxes are used for the status bits


## ISA: Instruction Specifications (for reference)

Instruction Speci fications for the Simple Computer - Part 1

| Instruction | Opcode | Mnemonic | Format | Description |
| :--- | :--- | :--- | :--- | :--- |



## ISA: Instruction Specifications (for reference)

Instruction Specifications for the Simple Computer - Part 2

| Instr uction | Opcode | Mnemonic | Format | Description | Status Bits |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Move B | 0001100 | MOVB | RD,RB | $\mathrm{R}[\mathrm{DR}] \leftarrow \mathrm{R}[\mathrm{SB}]$ |  |
| Shift Right | 0001101 | SHR | RD,RB | $\mathrm{R}[\mathrm{DR}] \leftarrow \mathrm{sr}$ [ SB$]$ |  |
| Shift Left | 0001110 | SHL | RD,RB | $\mathrm{R}[\mathrm{DR}] \leftarrow \mathrm{sl} \mathrm{R}[\mathrm{SB}]$ |  |
| Load Immediate | 1001100 | LDI | RD, OP | $\mathrm{R}[\mathrm{DR}] \leftarrow \mathrm{zf} \mathrm{OP}$ |  |
| Add Immediate | 1000010 | ADI | RD,RA,OP | $\mathrm{R}[\mathrm{DR}] \leftarrow \mathrm{R}[\mathrm{SA}]+\mathrm{zfOP}$ |  |
| Load | 0010000 |  | RD,RA | $\mathrm{R}[\mathrm{DR}] \leftarrow \mathrm{M}[\mathrm{SA}]$ |  |
| Store | 0100000 |  | RA,RB | $\mathrm{M}[\mathrm{SA}] \leftarrow \mathrm{R}[\mathrm{SB}]$ |  |
| Branch on Zero | 1100000 | BRZ | RA,AD | if $(\mathrm{R}[\mathrm{SA}]=0) \mathrm{PC} \leftarrow \mathrm{PC}+$ se AD |  |
| Branch on Negative | 1100001 | BRN | RA,AD | if $(\mathrm{R}[\mathrm{SA}]<0) \mathrm{PC} \leftarrow \mathrm{PC}+$ se AD |  |
| Jump | 1110000 | JMP | RA | $\mathrm{PC} \leftarrow \mathrm{R}[\mathrm{SA}]$ |  |



## State Table for 2-Cycle Instructions

| State | Inputs |  | Next st ate | Outputs |  |  |  |  |  |  |  |  |  |  | Comme nts |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Opcode | VCNZ |  | $\begin{aligned} & \mathrm{I} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \mathbf{P} \\ & \mathbf{S} \end{aligned}$ | DX | AX | BX | M B | FS | $\begin{aligned} & \mathbf{M} \\ & \mathbf{D} \end{aligned}$ | $\begin{aligned} & \mathbf{R} \\ & \mathbf{W} \end{aligned}$ | $\begin{aligned} & \mathbf{M} \\ & \mathbf{M} \end{aligned}$ | M |  |  |
| INF | XxXxxx | XXXX | EX0 | 1 | 00 | XXXX | XXXX | XXXX | X | XXXX | X | 0 | 1 | 0 |  | $\mathrm{IR} \leftarrow \mathrm{M}[\mathrm{PC}]$ |
| EX0 | 0000000 | xxxx | INF | 0 | 01 | 0xxx | 0xXX | XXXX | X | 0000 | 0 | 1 | X | 0 | MOVA | $\mathrm{R}[\mathrm{DR}] \leftarrow \mathrm{R}[\mathrm{SA}]^{*}$ |
| EX0 | 0000001 | XxXX | INF | 0 | 01 | 0xxx | 0xXX | XXXX | X | 0001 | 0 | 1 | X | 0 | INC | $\mathrm{R}[\mathrm{DR}] \leftarrow \mathrm{R}[\mathrm{SA}]+1^{*}$ |
| EX0 | 0000010 | XXXX | INF | 0 | 01 | 0xxX | 0xXX | 0xxX | 0 | 0010 | 0 | 1 | X | 0 | ADD | $\mathrm{R}[\mathrm{DR}] \leftarrow \mathrm{R}[\mathrm{SA}]+\mathrm{R}[\mathrm{SB}]^{*}$ |
| EX0 | 0000101 | XXXX | INF | 0 | 01 | 0xxX | 0xXX | 0xXX | 0 | 0101 | 0 | 1 | X | 0 | SUB | $\mathrm{R}[\mathrm{DR}\} \leftarrow \mathrm{R}[\mathrm{SA}]+\overline{\mathrm{R}[\mathrm{SB}}]+1^{*}$ |
| EX0 | 0000110 | Xxxx | INF | 0 | 01 | 0xxx | 0xxX | XXXX | X | 0110 | 0 | 1 | X | 0 | DEC | $\mathrm{R}[\mathrm{DR}] \leftarrow \mathrm{R}[\mathrm{SA}]+(-1)^{*}$ |
| EX0 | 0001000 | XXXX | INF | 0 | 01 | 0xxX | 0XXX | 0xXX | 0 | 1000 | 0 | 1 | X | 0 | AND | $\mathrm{R}[\mathrm{DR}] \leftarrow \mathrm{R}[\mathrm{SA}] \wedge \mathrm{R}[\mathrm{SB}]^{*}$ |
| EX0 | 0001001 | XXXX | INF | 0 | 01 | 0xxX | 0XXX | 0xXX | 0 | 1001 | 0 | 1 | X | 0 | OR | $\mathrm{R}[\mathrm{DR}] \leftarrow \mathrm{R}[\mathrm{SA}] \vee \mathrm{R}[\mathrm{SB}]^{*}$ |
| EX0 | 0001010 | Xxxx | INF | 0 | 01 | 0xxx | 0xXX | 0xxX | 0 | 1010 | 0 | 1 | X | 0 | XOR | $\mathrm{R}[\mathrm{DR}] \leftarrow \mathrm{R}[\mathrm{SA}] \oplus \mathrm{R}[\mathrm{SB}]^{*}$ |
| EX0 | 0001011 | xxxx | INF | 0 | 01 | 0xxx | 0xXX | Xxxx | X | 1011 | 0 | 1 | X | 0 | NOT | $\mathrm{R}[\mathrm{DR}] \leftarrow \overline{\mathrm{R}[\mathrm{SA}]} *$ |
| EX0 | 0001100 | xxxx | INF | 0 | 01 | 0xxx | XXXX | 0xXX | 0 | 1100 | 0 | 1 | X | 0 | MOVB | $\mathrm{R}[\mathrm{DR}] \leftarrow \mathrm{R}[\mathrm{SB}]^{*}$ |
| EX0 | 0010000 | xxxx | INF | 0 | 01 | 0xxx | 0xXX | XXXX | X | XXXX | 1 | 1 | 0 | 0 | LD | $\mathrm{R}[\mathrm{DR}] \leftarrow \mathrm{M}[\mathrm{R}[\mathrm{SA}]]^{*}$ |
| EX0 | 0100000 | XXXX | INF | 0 | 01 | XXXX | 0XXX | 0XXX | 0 | Xxxx | X | 0 | 0 | 1 | ST | $\mathrm{M}[\mathrm{R}[\mathrm{SA}]] \leftarrow \mathrm{R}[\mathrm{SB}]^{*}$ |
| EX0 | 1001100 | XXXX | INF | 0 | 01 | 0xxX | XXXX | XXXX | 1 | 1100 | 0 | 1 | 0 | 0 | LDI | $\mathrm{R}[\mathrm{DR}] \leftarrow \mathrm{zf} \mathrm{OP} *$ |
| EX0 | 1000010 | Xxxx | INF | 0 | 01 | 0xxx | 0xXX | XXXX | 1 | 0010 | 0 | 1 | 0 | 0 | ADI | $\mathrm{R}[\mathrm{DR}] \leftarrow \mathrm{R}[\mathrm{SA}]+\mathrm{zf} \mathrm{OP*}$ |
| EX0 | 1100000 | XXX1 | INF | 0 | 10 | XXXX | 0xXX | XXXX | X | 0000 | X | 0 | 0 | 0 | BRZ | $\mathrm{PC} \leftarrow \mathrm{PC}+$ se AD |
| EX0 | 1100000 | XXX0 | INF | 0 | 01 | XXXX | 0xXX | XXXX | X | 0000 | X | 0 | 0 | 0 | BRZ | $\mathrm{PC} \leftarrow \mathrm{PC}+1$ |
| EX0 | 1100001 | XXIX | INF | 0 | 10 | XXXX | 0xXX | XXXX | X | 0000 | X | 0 | 0 | 0 | BRN | $\mathrm{PC} \leftarrow \mathrm{PC}+$ se AD |
| EX0 | 1100001 | XXOX | INF | 0 | 01 | XXXX | 0XXX | XXXX | X | 0000 | X | 0 | 0 | 0 | BRN | $\mathrm{PC} \leftarrow \mathrm{PC}+1$ |
| EX0 | 1110000 | XXXX | INF | 0 | 11 | XXXX | 0XXX | XXXX | X | 0000 | X | 0 | 0 | 0 | JMP | $\mathrm{PC} \leftarrow \mathrm{R}[\mathrm{SA}]$ |

[^0]
## 3-Process ASM VHDL Code

```
entity controller is
    port ( opcode : in std_logic_vector(6 downto 0);
        reset, clk : in std_logic;
        zero, negative : in std_logic;
        IL, MB, MD, MM, R\overline{W}, MW : out std_logic;
        PS : out std_logic_vector(1 downto 0);
        DX, AX, BX, FS : out std_logic_vector(3 downto 0);
);
end controller;
architecture Behavioral of controller is
type state_type is (RES, FTH, EX);
signal cur_state, next_state : state_type;
begin
state_register:process(clk, reset)
    begin
    if (reset='1') then
        cur_state<=RES;
    elsif (clk'event and clk='1') then
        cur_state<=next_state;
    end if;
end process;
```


## 3-Process ASM VHDL Code

```
out_func: process (cur_state, opcode, zero, negative)
begin
(IL,PS, MB, FS, MD, RW, MW, MM) <= std_logic_vector'(0x"000");
FS<="0000";
    case cur_state is
        when RES =>
            next_state <= FTH;
        when FTH =>
            -- set the control vector values
            next_state <= EXE;
        when EXE =>
            case opcde is:
                when "0000000" +>
end process;
end Behavioral;
```


## ASM Chart for Multiple Bits Right Shift

- R8 - used to perform shifts
- R9 - used to store and decrement shift count
- Zero test in EX1 is to determine if the shift amount is 0 ; if so, goes to state INF



## State Table For Multiple Bits Right Shift

| State | Inpu |  | Next st ate | Outputs |  |  |  |  |  |  |  |  |  |  |  | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Opcode | VCNZ |  | L |  | DX | AX | BX | MB | FS | MD | RW | MM | $\begin{aligned} & \mathrm{M} \\ & \mathrm{~W} \end{aligned}$ |  |  |
| EX0 | 0001101 | XXX0 | EX1 | 0 | 00 | 1000 | 0xXX | XXXX | X | 0000 | 0 | 1 | X | 0 | SRM | R $8 \leftarrow \mathrm{R}[\mathrm{SA}], \overline{\mathrm{Z}}: \rightarrow \mathrm{EX} 1$ |
| EX0 | 0001101 | XXX1 | INF | 0 | 01 | 1000 | 0XXX | XXXX | X | 0000 | 0 | 1 | X | 0 | SRM | R8 $\leftarrow$ R [SA],Z: $\rightarrow$ INF* |
| EX1 | 0001101 | XXX0 | EX2 | 0 | 00 | 1001 | XXXX | XXXX | 1 | 1100 | 0 | 1 | X | 0 | SRM | $\mathrm{R} 9 \leftarrow \mathrm{zf} \mathrm{OP}, \overline{\mathrm{Z}}: \rightarrow \mathrm{EX} 2$ |
| EX1 | 0001101 | XXX1 | INF | 0 | 01 | 1001 | XxXX | XxXX | 1 | 1100 | 0 | 1 | X | 0 | SRM | R9 $\leftarrow \mathrm{zf} \mathrm{OP}, \mathrm{Z}: \rightarrow \mathrm{INF}^{*}$ |
| EX2 | 0001101 | Xxxx | EX3 | 0 | 00 | 1000 | XXXX | 1000 | 0 | 1101 | 0 | 1 | X | 0 | SRM | R8 $\leftarrow \mathrm{sr}$ R $8, \rightarrow$ EX3 |
| EX3 | 0001101 | XxX0 | EX2 | 0 | 00 | 1001 | 1001 | XXXX | X | 0110 | 0 | 1 | X | 0 | SRM | $\mathrm{R} 9 \leftarrow \mathrm{R} 9-1, \overline{\mathrm{Z}}: \rightarrow \mathrm{EX} 2$ |
| EX3 | 0001101 | XXX1 | EX4 | 0 | 00 | 1001 | 1001 | XXXX | X | 0110 | 0 | 1 | X | 0 | SRM | $\mathrm{R} 9 \leftarrow \mathrm{R} 9-1, \mathrm{Z}: \rightarrow \mathrm{EX} 4$ |
| EX4 | 0001101 | XXXX | INF | 0 | 01 | 0xXX | 1000 | XXXX | X | 0000 | 0 | 1 | X | 0 | SRM | $\mathrm{R}[\mathrm{DR}] \leftarrow \mathrm{R} 8, \rightarrow$ INF* |

[^1]
## Summary

- Concept of Datapath for implementing computer microinstructions
- Control word provides a means of organizing the control of the microoperations
- Concept of ISA and instruction formats and operations of Simple Computer (SC)
- Single clock cycle vs. multiple cycle (instruction fetch + instruction execution)


[^0]:    * For this state and input combinations, $\mathrm{PC} \leftarrow \mathrm{PC}+1$ also occurs

[^1]:    * For this state and input combinations, $\mathrm{PC} \leftarrow \mathrm{PC}+1$ also occurs

