


A Light Introduction to FPGAs (it's not too late to learn about)

Cristinel Ababei
Dept. of Electrical and Computer Engineering
Marquette University


*A presentation in the Senior Design Project (SDP) Course in the
OPUS College of Engineering, Marquette University, Mar.29.2017*

(Credits: the Internet, from where some figures have been borrowed...)



1



Field Programmable Gate Array (FPGA)




Regularity = predictability



Once fabricated:


- Does **not** implement a specific circuit functionality!
- Can be (re)programmed or configured to implement any desired circuit!

FPGA Architecture – General



X1158


FPGA Architecture – Detail



5

1) Configurable Logic Block (CLB)

> Think of LUT as of memory that stores truth table of any Boolean function of 4 inputs!
 > The four inputs represent the "address" from where to read from this memory!



- 4-input **look-up table (LUT)**
 - Implements combinational logic functions (essentially store truth table of the function)
 - How do we implement LUT's?
- Register
 - Optionally stores output of LUT

6

Multiplexers as LUTs


- $2^n:1$ multiplexer implements any function of n variables
 - With the variables used as control inputs and
 - Data inputs tied to 0 or 1
 - In essence, *a look-up table!*

- Example:

- $F(A,B,C) = m_0 + m_2 + m_6 + m_7$


$$= A'B'C' + A'BC' + ABC' + ABC$$

$$= A'B'(C') + A'B(C') + AB'(0) + AB(1)$$




7

4-LUT Implementation





- n -bit LUT is implemented as a $2^n \times 1$ memory:
 - Inputs choose one of 2^n memory locations.
 - Memory locations (latches) are normally loaded with values from user's configuration bit stream.
 - Inputs to mux control are the CLB inputs.
- Result is a general purpose "logic gate"
 - n -LUT can implement *any* function of n inputs!

- Example:




8


2) Switch Blocks and Connection Blocks




Connection Blocks




Example: SRAM-type FPGA Interconnection





3) Wire Segments




4) I/O Blocks



Example: from Beginning of Presentation




15



16

Configuring an FPGA

- Millions of SRAM cells holding LUTs and Interconnect Routing info
- Volatile Memory. Loses configuration when board power is turned off
- Keep Bit Pattern describing the SRAM cells in non-Volatile Memory, e.g., ROM or SD card
- Configuration takes ~ secs



17

ASIC vs. FPGA

ASIC
Application Specific
Integrated Circuit

- designed all the way from behavioral description to **physical layout**
- designs must be sent for expensive and time consuming **fabrication** in semiconductor foundry

FPGA
Field Programmable
Gate Array

- no physical layout design; design ends with a **bitstream** used to configure a device
- bought **off the shelf** and reconfigured by designers themselves

18

Which way to go?

ASICs

High performance

Low power

Low cost in high volumes

FPGAs

Off-the-shelf

Low development cost

Short time to market

Reconfigurability

19

Applications of FPGAs? (u kidding me?)

- Used to serve as “glue logic” and for prototyping. Now? **Everywhere!**
 - Communications, software-defined radio, digital signal processing, ASIC prototyping, computer hardware emulation, medical imaging, computer vision, automotive, speech recognition, cryptography, bioinformatics, financial, bitcoin, ...
 - <https://www.altera.com/products/fpga/arria-series/arria-10/applications.html>
 - <https://www.xilinx.com/applications.html>
 - <https://www.xilinx.com/about/customer-innovation/aerospace-and-defense/mars-exploration-rovers.html>
 - HW accelerators in datacenter servers (Intel purchased Altera for \$16 billion).

20

Outline

- FPGAs vs. ASICs
- Demo: **Edge Detection** Circuit
- Summary

21

Realtime Edge Detection: From VHDL to FPGA

- Use VHDL (VHSIC hardware description language) to design an edge-detection algorithm, i.e., Sobel operator.
- Edge-detection is a basic algorithm, which is used to build more complex systems in various application domains (computer vision, robotics, medical imaging, etc.).
- Validate the design on an FPGA (field programmable gate array) chip: Cyclone IV E of Altera

22


Hardware and Software

- Hardware (HW):
 - DE2-115 FPGA development board (made by Terasic); USD 300
 - Cyclone IV E FPGA (located on board already, made by Altera); USD 12
 - OV7670 camera module (CMOS sensor made by OmniVision); USD 10
- Software (SW):
 - Altera's Quartus II integrated design environment; Free
 - Programming in VHDL language



23

Block Diagram



24

Results



Summary

- FPGAs are more and more prevalent!
- They are here to stay!
- They offer a flexible platform for increasingly complex systems!
- Design automation tools (i.e., CAD tools) take care of the entire design process from VHDL/Verilog → configuration Bitstream file
- See Cris' course: *EECE-4740/5740 Advanced VHDL Design and FPGAs*:
 - <http://dejazz.com/eece4740/index.html>