



# Outline


# Overview of ARM Cortex-M0+ processor STM32L053R8 MCU (microcontroller unit)





### **Cortex-M0+ Processor: Key Features**

- Armv6-M architecture
- Bus interface AHB-lite, Von Neumann bus architecture with optional single cycle I/O interface
- Thumb/Thumb-2 subset instruction support (56 instructions, mostly 16 bit)
- 2-stages pipeline
- Optional 8 regions MPU (mem protection unit) with sub-regions and background region
- Non-maskable interrupt + 1 to 32 physical interrupts
- Wakeup interrupt controller
- Hardware single-cycle (32x32) multiply
- Several sleep modes, with integrated Wait For Interrupt (WFI) a Wait for Event (WFE) plus sleep on exit capability, sleep and deep sleep signals
- JTAG and Serial Wire Debug ports with up to 4 breakpoints and 2 watchpoints
- Optional Micro Trace Buffer



Instruction	VSR VCVTA VCVTN VCVTN VMAXMM VMINNM Cortex-M7 VBNTR VERTA VERTN VERTY VERTY VERTY VERTY VERTY Precision floating	uble
	Cortex-h	14 FPU
Sunnort	VABS VADO VCMP VCMPE VCVT VCVTR VDW VLDM (single pr floating	
Support	VMLA VMLS VMOV VMRS VMSR VMUL VNEG VNMLA VMMLS VFNM	
	VNIMUL VPOP VPUSH VSORT VSTM VSTR VSUB VFMA VFMS VFMI	
	QADD QADD QADD16 QADD26 SADD26 SADD26 UADD16 UADD26	08
	QDSUB QSUB16 QSUB16 QSUB16 USUB16 USUB16 USUB16 UHSUB16 UHSUB16 UHSUB16	68
AND ASR B BX CPS CMN	ADC ADD ADR AND ASR B BIC SHADDLE SHADDE SHADDE SHADDE	.16
	BFC BFI CLZ COP CLREX CMN CMP PKH SEL SHR	58
BL MRS MSR		
	LDMIA LDMDB LDRT LDRHT LDRHT LDRSH LDRSH LDRSH	
DSB DMB ISB	LDRISHT LDREX LDREXH LSL LSR	
	LDC MCR MRC MCR MRR PLD PLI SMLART SMLAR	
CMP EOR LDR LDRH LDRB LDM	MOV MOVY MUL MVN MLS MLA SMIALTT SMIAL	
	NOP PUSH POP OR ORN PLOW RBIT USADAS USADAS SMU	$\equiv$
LDRSH LDRS8 LSL LSB MOV NOP	ADC ADD ADR BXFT BLX BIC REV REVIS REVSH ROR OSAX OASX SMU	
	AND ASR B BX CP5 CMN RS5 RRX 58C SEV UQSAX UQASX SMI	
REV REV16 REV5H MUL MVN ORR	BL MRS MSR SUB STC UBRX SBFX UASX SASX SMU	
	DSB DMB ISB STR STRD UDW SDIV USAX SSAX SML	$\equiv$
PUSH POP ROR RSB SEV SVC	CMP EOR LDR LDM STRB STRH UMULL SMULL UHASX SHASX SMU	
	(DEGR) (D	5
SBC STR STRH STRB STM SUB	REV MOR MUL MWN ORR TREX STREXE UXTE SXTE UXTAB SXTAB SMU	
	PUSH POP ROR R58 SEV SVC STREXH STRT USAT SSAT UXTAN SXTAN SMLA	NB
SXTB UXTB SXTH UXTH TST YIELD	SBC STR STRH STRB STM SUB	-
	SATE UXTB16 STA16 SMM	5
WFE WFI Cortex-M0/M0+/M1	WFE WH Cortex-M0/M0+/M1 TST TEQ YIELD IT USATI6 SATI6 UM	
A (ARMv6-M)	16-bit instructions 32-bit instructions Cortex-M3 (ARMv7-M) Cortex-M4 (ARMv7E-M)	
16-bit instructions		







	Table 1.3: An overview of the system level and debug features for various Cortex <sup>®</sup> -M Processors						
Features	Cortex-M0	Cortex-M0+	Cortex-M1	Cortex-M3	Cortex-M4	Cortex-M7	
Number of interrupts	1—32	1—32	1, 8, 16, 32	1-240	1-240	1-240	
Interrupt priority levels	4	4	4	8-256	8-256	8-256	
FPU	-	-		-	Optional (single precision)	Optional (single precision/single double precision	
OS support	Y	Y	Optional	Y	Y	Y	
Memory Protection unit		Optional		Optional	Optional	Optional	
Cache	-	-	-	-	-	Optional	
Debug	Optional	Optional	Optional	Optional	Optional	Yes	
Instruction trace		Optional MTB	-	Optional ETM	Optional ETM	Optional ETM	
Other trace	-	-		Optional	Optional	Optional	



### **Cortex-M0+ Processor: Memory Addressing**


- 32-bit addressing supporting up to 4 GB of memory space.
- The system bus interface is based on an on-chip bus protocol called AHB-Lite, supporting 8-bit, 16-bit, and 32-bit data transfers.
- The AHB-Lite protocol is pipelined, support high operation frequency for the system.
- Peripherals can be connected to a simpler bus based on APB protocol (Advanced Peripheral Bus) via an AHB to APB bus bridge.
- Cortex-MO+ *processor* does not contain memories and peripherals (microcontroller chip designers need to add such components to their MCU designs).







### **Cortex-M Processors**


- Cortex-M processors use a load/store architecture with three basic types of instructions
  - 1. Register-to-register operations for processing data
  - 2. Memory operations which move data between memory and registers
  - **3. Control flow** operations enabling programming language control flow such as if and while statements and procedure calls









#### A Note on Program Memory Model RAM for an executing program (in systems w/o OS) is divided into three regions • Data in RAM are allocated during the link process and initialized by startup code at reset 1. The (optional) heap is managed at runtime by library code implementing functions such 2. as malloc and free which are part of the standard C library The stack is managed at runtime by compiler generated code which generates per-3. procedure-call stack frames containing local variables and saved registers RAM End (high) -Main Stack - SP – Heap End Heap Start Data RAM Start (low)



## **Nested Vector Interrupt Controller (NVIC)**

- To prioritize interrupt requests and handle other exceptions, Cortex-M processors have a built-in interrupt controller called NVIC.
- Interrupt management function is controlled by several programmable registers in the NVIC.
  - ° Including the System Timer (SysTick) that provides a regular timer interrupt.
  - Provision for a built-in timer across the Cortex-M family has significant advantage of making OS code highly portable – all OS need at least one core timer for time-slicing.
- These registers are memory mapped, with addresses located within System Control Space (SCS).
- NVIC supports a number of features:
  - ° Flexible interrupt management
  - ° Nested interrupt support
  - ° Vectored exception entry
  - $^{\circ}\,$  Interrupt masking






### **Typical Peripherals (aka Devices or Components)**


#### Table 1.5: Typical components in a microcontroller


Item	Descriptions
ROM	Read Only Memory—Nonvolatile memory storage for program code.
Flash	A special type of ROM, which can be reprogrammed many times, typically for storing
memory	program code.
SRAM	Static Random Access Memory—for data storage (volatile)
PLL	Phase Lock Loop—a device to generate programmable clock frequency based on a reference clock.
RTC	Real Time Clock—a low power timer for counting seconds (typically runs on a low power
	oscillator), and in some cases also for minutes, hours and calendar functions.
GPIO	General Purpose Input/Output—a peripheral with parallel data interface to control external devices and to read back external signals status.
UART	Universal Asynchronous Receiver/Transmitter—a peripheral to handle data transfers in a simple serial data protocol.
12C	Inter-Integrated Circuit—a peripheral to handle data transfers in a serial data protocol.
	Unlike UART, a clock signal is required and can provide higher data rate.
SPI	Serial Peripheral Interface—another serial communication interface for off-chip peripherals.
125	Inter-IC Sound—a serial data communication interface specifically for audio information.
PWM	Pulse Width Modulator-a peripheral to output waveform with programmable duty cycle.
ADC	Analog to Digital Converter—a peripheral to convert analog signal-level information into digital form.
DAC	Digital to Analog Converter—a peripheral to convert data values into analog signal level.
Watchdog	A programmable timer device for ensuring the processor is running program. When
timer	enabled, the program running needs to update the watchdog timer within a certain time
	gap. If the program crashed, the watchdog timed out and this can be used to trigger a
	reset or a critical interrupt event.






STM32L053R8 - Datasheet	<ul> <li>Up to 51 fast I/Os (45 I/Os 5V tolerant)</li> <li>Reset and supply management <ul> <li>Ultra-safe, low-power BOR (brownout reset) with 5 selectable thresholds</li> <li>Ultra-low-power POR/PDR</li> <li>Programmable voltage detector (PVD)</li> </ul> </li> <li>Clock sources <ul> <li>1 to 25 MHz crystal oscillator</li> <li>32 kHz oscillator for RTC with calibration</li> <li>High speed internal 16 MHz factory-trimmed RC (+f-1%)</li> <li>Internal low-power 37 kHz RC</li> <li>Internal low-power 37 kHz RC</li> <li>Internal low-power 37 kHz RC</li> <li>PLL for CPU clock</li> </ul> </li> <li>Pre-programmed boottoader <ul> <li>USART, SPI supported</li> </ul> </li> <li>Development support</li> <li>Serial wire debug supported</li> <li>LCD driver for up to 8×28segments <ul> <li>Support contrast adjustment</li> </ul> </li> </ul>	<ul> <li>1x USB 2.0 crystal-less, battery charging detection and LPM</li> <li>2x USART (ISO 7816, IrDA), 1x UART (low power)</li> <li>Up to 4x SPI 16 Mbits/s</li> <li>2x I2C (SMBus/PMBus)</li> <li>9x timers: 1x 16-bit with up to 4 channels, 2x 16-bit with up to 2 channels, 1x 16-bit ultra-low-power timer, 1x SysTick, 1x RTC, 1x 16-bit basic for DAC, and 2x watchdogs (independent/window)</li> <li>CRC calculation unit, 96-bit unique ID</li> <li>True RNG and firewall protection</li> <li>All packages are ECOPACK2</li> </ul>
	<ul> <li>Support blinking mode</li> </ul>	25







	Low Power Modes					
cor	<ul> <li>Support dynamic voltage scaling (DVS) to optimize power consumption in Run mode. There are three power consumption ranges:</li> </ul>					
°F	<ul> <li><sup>o</sup> Range 1 (VDD range limited to 1.71-3.6 V), with the CPU running at up to 32 MHz</li> </ul>					
	° Range 2 (full VDD range), with a maximum CPU frequency of 16 MHz					
°F	$^\circ$ Range 3 (full VDD range), with a maximum CPU frequency limited to 4.2 MHz					
•Sev	<ul> <li>Seven low-power modes:</li> </ul>					
	Sleep mode					
	Low-power run mode					
	Low-power sleep mode					
	Stop mode with RTC					
	Stop mode without RTC					
	Standby mode with RTC					
7.	Standby mode without RTC					
Note:	See page 14 of Datasheet for detailed information on these power modes. 29					

#### MCU Development Board: NUCLEO-L053R8 Figure 3. Top layout CN1 ST-LINK USB mini B connector Figure 1. STM32 Nucleo-64 board CN2 ST-LINK/Nucleo selector LD1 (Red/Green LED) COM LOO CN4 SWD connector 8 R15 R17 B1 USER button-B2 RESET button EB BE JP6 IDD SB2 3.3 V regulator output measurement LD3 LD2 (Green LED) (Red LED) powe CN6 ARDUINO® connector CN5 ARDUINO® connector ĥ'n CN7 ST morpho connector 殿嗣 CN10 ST morpho connector CN9 ARDUINO® connecto CN8 ARDUINO® connector 32 KHz crystal(1) U5 STM32 microcontroller E33C34 www.st.com/stm32nucleo 3037643

<b>Board Features</b>	
The STM32 Nucleo board offers the following features:	
<ul> <li>STM32 microcontroller in LQFP64 package</li> </ul>	
Three LEDs:	
<ul> <li>USB communication (LD1), user LED (LD2), power LED (LD3)</li> </ul>	
<ul> <li>Two push-buttons: USER and RESET</li> </ul>	
Two types of extension resources	
<ul> <li>ARDUINO<sup>®</sup> Uno ∀3 connectivity</li> </ul>	
<ul> <li>ST morpho extension pin headers for full access to all STM32 I/Os</li> </ul>	
Flexible board power supply:	
<ul> <li>USB VBUS or external source (3.3 V, 5 V, 7-12 V)</li> </ul>	
<ul> <li>Power management access point</li> </ul>	
<ul> <li>On-board ST-LINK/V2-1 debugger and programmer with SWD connector</li> </ul>	
<ul> <li>Selection-mode switch using the kit as a standalone ST-LINK/V2-1</li> </ul>	
<ul> <li>USB re-enumeration capability. Three different interfaces supported on USB:</li> </ul>	
– Virtual COM port	
<ul> <li>Mass storage</li> </ul>	
<ul> <li>Debug port</li> </ul>	
<ul> <li>Comprehensive free software libraries and examples available with the STM32Cube MCU Package</li> </ul>	
<ul> <li>Arm<sup>®</sup> Mbed<sup>™</sup>(a) (see http://mbed.org)</li> </ul>	31

