


6 Basic Cache Optimizations

- Reducing Miss Rate
 - 1. Larger Block size (compulsory misses)
 - 2. Larger Cache size (capacity misses)
 - 3. Higher Associativity (conflict misses)
- Reducing Miss Penalty
 - 4. Multilevel Caches
 - 5. Giving Read Misses priority over Writes
- Reducing Hit Time
 - 6. Avoid address translation during indexing of Cache

avg. memory access time = AMAT = Hit time + Miss rate x Miss penalty



12 Advanced* Cache Optimizations

Reducing Hit Time

1.Small and simple caches

- 2.Way prediction
- 3.Trace caches

Increasing Cache Bandwidth

- 4.Pipelined caches5.Multi-banked caches
- 6.Non-blocking caches

Reducing Miss Penalty


7.Critical word first8.Merging write buffers


Reducing Miss Rate


9.Victim Cache

- 10. Hardware prefetching
- 11. Compiler prefetching
- 12. Compiler Optimizations


*) These are advanced, but, not necessarily new techniques.










2. Fast Hit Time: Way Prediction • How to combine fast hit time of Direct Mapped and have the lower conflict misses of 2-way Set Associative cache? • Way Prediction: keep a few extra bits in cache to predict the "way," or block within the set, of next cache access. $^\circ$ Multiplexor is set early to select desired block; only 1 tag comparison performed during $1^{
m st}$ clock cycle in parallel with reading the cache data $^{\circ}$ Miss 1st cycle \Rightarrow check other blocks for matches in next clock cycle Hit Time Way-Miss Hit Time Miss Penalty ° Accuracy • > 90% for two-way; > 80% for four-way; I-cache > D-cache ° Power consumption: lower as multiple block checking avoided on a hit First used on MIPS R10000 ~mid-90s; now ARM Cortex-A8 Drawback: hard to tune CPU pipeline if hit time varies from 1 or 2 cycles 12











5. Incr	ease Cac	he Bandw	<mark>/idth: M</mark> ւ	ıltibanked	Caches
	Block address Bank 0	Block address Bank 1	Block address Bank 2	Block address Bank 3	
			2		
	4	5	6		
	12	13	14	15	
• Organiz	bytes per blocks, e addressing.	ach of these address	es would be multipl	dressing. Assuming 64 ied by 64 to get byte rt simultaneous	access
° ARM (Cortex-A8 supports 1-	•			
system			s naturally sp banks affects	read themselve behavior of m	s across emory
•	ntial interleaving (see	0 /			
 Also re 	duces power	consumption			
					17







7. Reduce Miss Penalty: Early Restart (minor help) & Critical Word First (major) Do not wait for full block before restarting CPU during Load Early restart - As soon as the requested word of the block arrives, send it to the CPU and let the CPU continue execution

 $^{\circ}$ Spatial locality \Rightarrow tend to want next sequential word, so first access to a block is normally to 1st word, but next is to 2nd word, which may stall again and so on, so benefit from early restart alone is not clear


• Critical Word First - Request the missed word first from memory and send it to the CPU as soon as it arrives; let the CPU continue execution while filling the rest of the words in the block


 $^{\circ}$ Large blocks more popular today \Rightarrow <u>Critical Word 1st Widely Used</u>











11. Reducing Misses by Software Prefetching Data


Insert Prefetch instructions to request data before the processor needs it

•Data prefetch

- Register Prefetch: Load data into register (HP PA-RISC loads)
- Cache Prefetch: Load into cache (MIPS IV, PowerPC, SPARC v.9)
- $^{\circ}$ Special prefetching instructions cannot cause faults; a form of speculative execution


Issuing prefetch instructions takes time

- ° Is cost of prefetch issues < savings in reduced misses?
- ° Higher superscalar reduces difficulty of issue bandwidth




Summary: Advanced Cache Optimizations

Technique	Hit time	Band- width		Miss rate	Power consumption	Hardware cost/ complexity	Comment
Small and simple caches	+			-	+	0	Trivial; widely used
Way-predicting caches	+				+	1	Used in Pentium 4
Pipelined cache access	-	+				1	Widely used
Nonblocking caches		+	+			3	Widely used
Banked caches		+			+	1	Used in L2 of both i7 and Cortex-A8
Critical word first and early restart			+			2	Widely used
Merging write buffer			+			1	Widely used with write through
Compiler techniques to reduce cache misses				+		0	Software is a challenge, but many compilers handle common linear algebra calculations
Hardware prefetching of instructions and data			+	+	-	2 instr., 3 data	Most provide prefetch instructions; modern high- end processors also automatically prefetch in hardware.
Compiler-controlled prefetching			+	+		3	Needs nonblocking cache; possible instruction overhead; in many CPUs




Real World Example #1: AMD Opteron Memory Hierarchy

- 12-stage integer pipeline yields a maximum clock rate of 2.8 GHz
- 48-bit virtual and 40-bit physical addresses
- I and D cache: 64 KB, 2-way set associative, 64-B block, LRU
- L2 cache: 1 MB, 16-way, 64-B block, pseudo LRU
- Data and L2 caches use write back, write allocate
- L1 caches are virtually indexed and physically tagged
- L1 I TLB and L1 D TLB: fully associative, 40 entries ° 32 entries for 4 KB pages and 8 for 2 MB or 4 MB pages
- L2 I TLB and L1 D TLB: 4-way, 512 entities of 4 KB pages
- Memory controller allows up to 10 cache misses
 ° 8 from D cache and 2 from I cache



Pentium 4 vs. Opteron Memory Hierarchy

CPU	Pentium 4 (3.2 GHz*)	Opteron (2.8 GHz)	
Instruction Cache	Trace Cache (8K micro-ops)	2-way associative, 64 KB, 64B block	
Data Cache	8-way associative, 16 KB, 64B block, inclusive in L2	2-way associative, 64 KB, 64B block, exclusive to L2	
L2 cache	8-way associative, 2 MB, 128B block	16-way associative, 1 MB, 64B block	
Prefetch	8 streams to L2	1 stream to L2	
Memory	200 MHz x 64 bits	200 MHz x 128 bits	
			30



Real World Example #2: • Out-of-order execution processor that includes four cores and supports the x86-64 instruction set architecture Each core can execute up to four 80x86 instructions per clock cycle using a multiple issue, dynamically scheduled, 16-stage pipeline Can also support up to two simultaneous threads per processor, using a technique called simultaneous multithreading; 3.3 GHz clock rate Uses 48-bit virtual addresses and 36-bit physical addresses Yielding a maximum physical memory of 36 GB. ° Memory management is handled with a two level TLB Characteristic Instruction TLB Data DLB Second-level TLB 128 64 512 Size Associativity 4-way 4-way 4-way Pseudo-LRU Pseudo-LRU Pseudo-LRU Replacement Access latency 1 cycle 1 cycle 6 cycles Miss 7 cycles 7 cycles Hundreds of cycles to access page table Figure 2.19 Characteristics of the i7's TLB structure, which has separate first-level instruction and data TLBs, both backed by a joint second-level TLB. The first-level TLBs support the standard 4 KB page size, as well as having a limited number of entries of large 2 to 4 MB pages; only 4 KB pages are supported in the second-level TLB.

Intel core i7 Memory Hierarchy

Characteristic	L1	L2	L3	
Size	32 KB I/32 KB D	256 KB	2 MB per core	
Associativity	4-way I/8-way D	8-way	16-way	
Access latency	4 cycles, pipelined	10 cycles	35 cycles	
Replacement scheme	Pseudo-LRU	Pseudo- LRU	Pseudo-LRU but with an ordered selection algorihtm	

• 3-level cache hierarchy

- ° L1 is virtually indexed and physically tagged while the L2 and L3 caches are physically indexed
- ° L1 and L2 are separate for each core; L3 is shared (max. 2 MB/core)
- ° All three caches are nonblocking and allow multiple outstanding writes
- ^o A merging write buffer is used for the L1 cache, which holds data in the event that the line is not present in L1 when it is written. (That is, an L1 write miss does not cause the line to be allocated)
- $^\circ~$ L3 is inclusive of L1 and L2 $\,$
- ^o Replacement is by a variant on pseudo-LRU; in the case of L3 the block replaced is always the lowest numbered way whose access bit is turned off. This is not quite random but is easy to compute.



