















































## **Routing algorithms**

- **Routing** is the route/path (a sequence of channels) of streets from source to destination. "The routing method steers the car".
- Routing determines the path followed by a message through the network to its final destination.
- Responsible for correctly and efficiently routing packets or circuits from the source to the destination
  - Path selection between a source and a destination node in a particular topology
- Ensure load balancing
- Latency minimization
- Flexibility w.r.t. faults in the network
- Deadlock and livelock free solutions
- Routing schemes/techniques/algos can be classified/looked-at as:
  - Static or dynamic routing
  - Distributed or source routing
  - Minimal or non-minimal routing











- Routing mechanics refers to the mechanism used to implement any routing algorithm.
- Distributed routing: each packet carries the destination address
  - e.g. XY co-ordinates or number identifying destination node/router
  - routing decisions are made in each router by looking up the destination addresses in a routing table or by executing a hardware function
- Source routing: packet carries routing information
  - pre-computed routing tables are stored at NI
  - routing information is looked up at the source NI and routing information is added to the header of the packet (increasing packet size)
  - when a packet arrives at a router, the routing information is extracted from the routing field in the packet header
  - does not require a destination address in a packet, any intermediate routing tables, or functions needed to calculate the route



























Companies, simulators











**Outline** Introduction **NoC Topology** • Routing algorithms • Switching strategies • Flow control schemes **Clocking schemes** • QoS • **NoC Architecture Examples** • NoC prototyping ٠ Bus based vs. NoC based SoC ٠ Design flow/methodology ٠ Status and Open Problems • Trends ٠ Companies, simulators















 An asynchronous network-on-chip (NoC) transports all communication between cores in the form of packetized messages.

53



Cores in TrueNorth are interconnected via a network on chip.



















**Back-end RTL Description** Placement-aware logic synthesis Clock gating Placement Placed Netlist Clock tree insertion Power grid insertion Routing Post-routing optimizations Frequency Area Routed Netlist Statistics Statistics Post-layout simulation Switching Sign-off activity profiling Post-layout simulation Performance Power Validation Statistics Statistics





## Status and Open Problems Design tools (GALS, DVFS, VFI) and benchmarks. HW/SW co-design ٠ Power complex NI and switching/routing logic blocks are power hungry several times greater than for current bus-based approaches Latency - additional delay to packetize/de-packetize data at NIs - flow/congestion control and fault tolerance protocol overheads - delays at the numerous switching stages encountered by packets - even circuit switching has overhead (e.g. SOCBUS) \_ lags behind what can be achieved with bus-based/dedicated wiring • Reliability - Wearout mechanisms (electromigration, NBTI, etc.) Reliable/robust NoC designs - Error correcting codes Security - Attacks (side channel attacks, etc.) Simulation speed - GHz clock frequencies, large network complexity, greater number of PEs slow down simulation FPGA accelerators Standardization $\rightarrow$ we gain: Reuse of IPs Reuse of verification Separation of Physical design issues, Communication design, Component design, Verification, System design 67 Prototyping ٠



















