


Exceptions taxonomy:

{ - external interrupts (i.e., interrupts are a special class of exceptions).
 { - system exceptions



Example analogy/parallel:

You sitting in your chair and your mom asking you to take the garbage out. What is the ISR?


Example 1 : UART1

main program:

```

while(1) {
    if count != 0 {
        //Disable receiving
        Transmit back to PC
        //Enable receiving
    }
}
  
```

true

Notes:

- we enable UART1 as "source of interrupts" by: NVIC_EnableIRQ(UART1_IRQn);
- $LPC_UART1 \rightarrow IER$

Interrupt
Enable
Register (IER)

= (IER-RBR) | (IER-RLS) | (IER-THRE)

Bit 0x01

Bit 0x04

Bit 0x02

Receiver
Buffer
Register (RBR)
popl 302

Receive
Line
Status (RLS)
popl 302

Transmit
Holding
Register
Empty (THRE)
popl 302

Individual
interrupt
enable bits
for the 7
potential UART
interrupts!

3
void UART1_IRQHandler(void) { // this is the interrupt service routine (ISR)
// or interrupt handler!

LPC-UART1 → IIR
Interrupt ID Register = identifies which interrupt(s)
are pending!
(waiting to be handled or
serviced)

- core: RLS = 0x03 (receive line status)

- subcore: LPC-UART1 → LSR if one of: OF, PE, FE, RxFE, Bi^o : //not good!
errors!

Line
Status
Register

- subcore: LPC-UART1 → LSR is RDR //good! received data is ready
place data in buffer!

- core: RDA = 0x02 (receive date available)

//good!
place data in buffer!

- core: CTI = 0x06 (character timeout indicator) // minimum of one
character in Rx FIFO and no
character input or removed during a
time period depending on how many
characters are in FIFO and what
trigger level is set! (see page 30)
// not good!

- core: THRE = 0x01 //good!

means Tx buffer is empty; it could be
loaded with another character before transmitted!