# Lec#09 (part 4) More on Interrupts

Last update: Cristinel Ababei, Feb. 2013

#### 1. MCB1700 Board Quick Overview

The hardware block diagram in Fig.1 [1] displays input, configuration, power system, and User I/O on the MCB1700 board.



Figure 1 Main components of MCB1700 board

Microcontroller:NXP LPC1768XTAL Frequency:12 MHzPeripherals on board:2 × RS232 Interfaces,<br/>2 × CAN Interfaces,<br/>1 × Ethernet Interface,<br/>1 × JTAG Interface,<br/>1 × JTAG Interface,<br/>2 × Cortex Debug Interfaces,<br/>1 × LCD Display,<br/>1 × USB Device/Host/OTG Interface,<br/>1 × Malog Output (connected to speaker by default)

 $1 \times$  Analog Input (connected to potentiometer by default)

### 2. LPC17xx MCU Overview

The LPC1700 series of low power cost-effective Cortex-M3 microcontrollers feature best-in-class peripheral support such as Ethernet, USB 2.0 Host/OTG/Device, and CAN 2.0B. Operating at speeds up to 120 MHz, they have up to 512 KB of FLASH, up to 64 KB of SRAM, 12-bit A/D and 10-bit D/A converters as well as an internal RC oscillator.

Block diagram shown in Fig.2 [2].



Figure 2 LPC17xx block diagram.

Simplified block diagrams of LPC1768 MCU are shown in Fig.3,4 [3].



Figure 3 Simplified block diagram of LPC1768 MCU.



Figure 4 LPC1768 block diagram, CPU, and buses.

### 3. Exception and Interrupts: Nested Vectored Interrupt Controller (NVIC)

--Nested Vectored Interrupt Controller that is an integral part of the ARM Cortex-M3

--Tightly coupled interrupt controller provides low interrupt latency

--Controls system exceptions and peripheral interrupts

--In the LPC17xx, the NVIC supports 35 vectored interrupts

Table 50 Connection of internet assess to the Ventered Internet Controller

--32 programmable interrupt priority levels, with hardware priority level masking

- --Relocatable vector table
- --Non-Maskable Interrupt
- --Software interrupt generation

Table 50 from User Manual [3] lists the interrupt sources for each peripheral function. Each peripheral device may have one or more interrupt lines to the Vectored Interrupt Controller. Each line may represent more than one interrupt source, as noted.

Exception numbers relate to where entries are stored in the exception vector table. Interrupt numbers are used in some other contexts, such as software interrupts.

Table JU.	connection of interrupt sources to the vectored interrupt controller				
Interrupt ID	Exception Number	Vector Offset	Function	Flag(s)	
0	16	0x40	WDT	Watchdog Interrupt (WDINT)	
1	17	0x44	Timer 0	Match 0 - 1 (MR0, MR1)	
				Capture 0 - 1 (CR0, CR1)	
2	18	0x48	Timer 1	Match 0 - 2 (MR0, MR1, MR2)	
				Capture 0 - 1 (CR0, CR1)	
3	19	0x4C	Timer 2	Match 0-3	
				Capture 0-1	
4	20	0x50	Timer 3	Match 0-3	
				Capture 0-1	
5	21	0x54	UARTO	Rx Line Status (RLS)	
				Transmit Holding Register Empty (THRE)	
				Rx Data Available (RDA)	
				Character Time-out Indicator (CTI)	
				End of Auto-Baud (ABEO)	
				Auto-Baud Time-Out (ABTO)	
6	22	0x58	UART1	Rx Line Status (RLS)	
				Transmit Holding Register Empty (THRE)	
				Rx Data Available (RDA)	
				Character Time-out Indicator (CTI)	
				Modern Control Change	
				End of Auto-Baud (ABEO)	
				Auto-Baud Time-Out (ABTO)	
7	23	0x5C	UART 2	Rx Line Status (RLS)	
				Transmit Holding Register Empty (THRE)	
				Rx Data Available (RDA)	
				Character Time-out Indicator (CTI)	
				End of Auto-Baud (ABEO)	
				Auto-Baud Time-Out (ABTO)	
8	24	0x60	UART 3	Rx Line Status (RLS)	
				Transmit Holding Register Empty (THRE)	
				Rx Data Available (RDA)	
				Character Time-out Indicator (CTI)	
				End of Auto-Baud (ABEO)	
				Auto-Baud Time-Out (ABTO)	
9	25	0x64	PWM1	Match 0 - 6 of PWM1	
				Capture 0-1 of PWM1	

10	26	0x68	I <sup>2</sup> C0	SI (state change)
11	27	0x6C	I <sup>2</sup> C1	SI (state change)
12	28	0x70	I <sup>2</sup> C2	SI (state change)
13	29	0x74	SPI	SPI Interrupt Flag (SPIF)
				Mode Fault (MODF)
Interrupt ID	Exception Number	Vector Offset	Function	Flag(s)
14	30	0x78	SSP0	Tx FIFO half empty of SSP0
				Rx FIFO half full of SSP0
				Rx Timeout of SSP0
				Rx Overrun of SSP0
15	31	0x7C	SSP 1	Tx FIFO half empty
				Rx FIFO half full
				Rx Timeout
				Rx Overrun
16	32	0x80	PLL0 (Main PLL)	PLL0 Lock (PLOCK0)
17	33	0x84	RTC	Counter Increment (RTCCIF)
				Alarm (RTCALF)
18	34	0x88	External Interrupt	External Interrupt 0 (EINT0)
19	35	0x8C	External Interrupt	External Interrupt 1 (EINT1)
20	36	0x90	External Interrupt	External Interrupt 2 (EINT2)
21	37	0x94	External Interrupt	External Interrupt 3 (EINT3).
				Note: EINT3 channel is shared with GPIO interrupts
22	38	0x98	ADC	A/D Converter end of conversion
23	39	0x9C	BOD	Brown Out detect
24	40	0xA0	USB	USB_INT_REQ_LP, USB_INT_REQ_HP, USB_INT_REQ_DMA
25	41	0xA4	CAN	CAN Common, CAN 0 Tx, CAN 0 Rx, CAN 1 Tx, CAN 1 Rx
26	42	0xA8	GPDMA	IntStatus of DMA channel 0, IntStatus of DMA channel 1
27	43	0xAC	12S	irq, dmareq1, dmareq2
28	44	0x80	Ethernet	WakeupInt, SoftInt, TxDoneInt, TxFinishedInt, TxErrorInt, TxUnderrunInt, RxDoneInt, RxFinishedInt, RxErrorInt, RxOverrunInt.
29	45	0xB4	Repetitive Interrupt Timer	RITINT
30	46	0xB8	Motor Control PWM	IPER[2:0], IPW[2:0], ICAP[2:0], FES
31	47	0xBC	Quadrature Encoder	INX_Int, TIM_Int, VELC_Int, DIR_Int, ERR_Int, ENCLK_Int, POS0_Int, POS1_Int, POS2_Int, REV_Int, POS0REV_Int, POS1REV_Int, POS2REV_Int
32	48	0xC0	PLL1 (USB PLL)	PLL1 Lock (PLOCK1)
33	49	0xC4	USB Activity Interrupt	USB_NEED_CLK
34	50	0xC8	CAN Activity Interrupt	CAN1WAKE, CAN2WAKE

As we can see, the LPC1768 microprocessor can have many sources of interrupts. Selected GPIO pins can also be set to generate interrupts.

#### 4. Input/Output Ports

Detailed information on this topic can be found in chapters 7,8, and 9 of the LPC17xx user manual [3].

#### a) <u>Pin function:</u>

The LPC1768 microprocessor on the MCB1700 board has 100 pins. Fig.5 [4] shows the functionality of most of these pins. **Most pins can have more than one function.** For example, pin number 73, named as P2.2, can take four different roles as indicated by P2.2/PWM1.3/CTS1/TRACEDATA3.

		ICIA			
P0.0	46		95	P1.0	
P0 1	47	P0.0/RD1/1XD3/SDA1 P1.0/ENE1_1XD0	94	P1 1	
D0.2	00	P0.1/TD1/RXD3/SCL1 P1.1/ENET_TXD1	02	D1 4	
P0.2	90	P0.2/TXD0/AD0.7 P1.4/ENET TX EN	95	P1.4	
P0.3	99	P0.3/RXD0/AD0.6 P1.8/ENET_CRS	92	P1.8	
P0.4	81	D0 4/DSDV OLV/DD0/CAD0 0 D1 0/DNET DVD0	91	P1.9	
P0.5	80	PU.4/I2SKA_CLK/KD2/CAP2.0 PI.9/EINET_KAD0	90	P1.10	
P0.6	79	P0.5/I2SRX_WS/TD2/CAP2.1 P1.10/ENET_RXD1	89	P1 14	
D0 7	70	P0.6/I2SRX_SDA/SSEL1/MAT2.0 P1.14/ENET_RX_ER	00	D1 15	
P0.7	/8	P0.7/I2STX CLK/SCK1/MAT2.1 P1.15/ENET REF CLK	00	P1.15	
		PI 16/ENET MDC	87	P1.16	
P0.8	77	DO 9/DOTY WOMICOLMATED DI 17/ENET MDIO	86	P1.17	
P0.9	76	P0.8/1251X_W5/MISO1/MA12.2 P1.1//ENE1_MDIO			
P0 10	48	P0.9/I2STX_SDA/MOSII/MAT2.3	32	D1 18	
D0.11	40	P0.10/TXD2/SDA2/MAT3.0 P1.18/USB UP LED/PWM1.1/CAP1.0	22	D1 10	
P0.11	49	P0 11/RXD2/SCL2/MAT3 1 P1 19/MC0A/nUSB_PPWR/CAP1 1	33	P1.19	Joystick
P0.15	62	D0 15/TYD1/SCK0/SCK D1 20/MCEB0/DWM1 2/SCK0	34	P1.20	
		PULID/TADT/SCRU/SCR PL20/MCFB0/PWML2/SCRU	35	P1.21	centre
P0 16	63	P1.21/MCABOR1/PWM1.3/SSEL0	36	P1 22	
D0 17	61	P0.16/RXD1/SSEL0/SSEL P1.22/MC0B/USB_PWRD/MAT1.0	27	D1 22	
P0.17	61	P0.17/CTS1/MISO0/MISO P1.23/MCFB1/PWM1.4/MISO0	37	P1.23	
P0.18	60	P0 18/DCD1/M0SI0/MOSI P1 24/MCFB2/PWM1 5/MOSI0	38	P1.24	
P0.19	59	D0 10/DSD1/SDA1 D1 25/MC1A/MAT1 1	39	P1.25	
P0.20	58	P0.19/D5R1/5DA1 P1.25/WCIA/WA11.1	40	P1.26	
P0 21	57	P0.20/D1R1/SCL1 P1.26/MC1B/PWM1.6/CAP0.0	43	P1 27	\
D0 22	56	P0.21/RI1/RD1 P1.27/CLKOUT/nUSB_OVRCR/CAP0.1	44	D1 28	1
P0.22	50	P0.22/RTS1/TD1 P1.28/MC2A1.0/MAT0.0	44	P1.20	
P0.23	9	P0 23/AD0 0/I2SRX_CLK/CAP3 0 P1 29/MC2B/PCAP1 1/MAT0 1	45	P1.29	
			21	P1.30	
P0.24	8		20	P1.31	_
P0.25	7	P0.24/AD0.1/12SRA_WS/CAP5.1 P1.51/SCK1/AD0.5			
D0.26	6	P0.25/AD0.2/I2SRX_SDA/TXD3			
P0.20	26	P0.26/AD0.3/AOUT/RXD3	75	D2 0	LED
P0.27	25	P0.27/SDA0/USB_SDA P2.0/PWM1.1/TXD1	75	P2.0	
P0.28	24	P0.28/SCI.0/USB_SCI P2.1/PWM1.2/RXD1	74	P2.1	
P0.29	29		73	P2.2	_
P0.30	30	P0.29/USB_D+ P2.2/PWMI.3/CISI/IRACEDATA3	70	P2.3	
		P0.30/USB_D- P2.3/PWM1.4/DCD1/TRACEDATA2	69	P24	
		P2.4/PWM1.5/DSR1/TRACEDATA1	60	D2.5	
		P2.5/PWM1.6/DTR1/TRACEDATA0	08	P2.5	_
P3.25	27	P3 25/MAT0 0/PW/M1 2 P2 6/PC AP1 0/R11/TR ACECT K	67	P2.6	_
P3.26	26	D2 26/6TCL V M ATO 1/DWM1 2			
		P3.20/STCLK/MAT0.1/PWM1.5	66	P2.7	
		P2. //RD2/RTS1	65	D2.8	
D4 39	00	P2.8/TD2/TXD2	64	D2.0	
P4.28	82	P4.28/RX MCLK/MAT2.0/TXD3 P2.9/USB CONNECT/RXD2	04	P2.9	
P4.29	85	P4 29/TX_MCLK/MAT2 1/RXD3 P2 10/pFINT0/NMI	55	P2.10	— INTO
		DO 11/-EINTL/OCTV OF V	52	P2.11	
		P2.11/nEINTI/I2STX_CLK	51	P2.12	
		P2.12/nEINT2/I2STX_WS	50	P2.13	
		P2.13/nEINT3/I2STX_SDA	50	12.15	
	l				
		LPC1/68			

Figure 5 Pins of LPC178.

Many pins of LPC1768 can have up to four different functionalities. For each pin there is a two-bit field in a register named **PINSELx which controls the functionality of the pin**. Table D.1 shows how the two bits should be set to define the functionality of a pin. For more information refer to tables 79-86 of the LPC17xx user manual.

Many times we'll define the pins we'll work with as GPIO (general purpose input output) – the default functionality. We saw an example of using a pin as a GPIO in the Blinky examples of lab#1.

**There are ten PINSEL (pin select) registers.** Two of them, PINSEL3 and PINSEL4, are used for pins connected to LEDs. The PINSEL3 (address 0x4002 C00C) controls P1[31:16] pins and the PINSEL4 (0x4002 C010) controls P2[15:0] pins. Table D.2 shows pin function select for PINSEL3 (partial), and Table D.3 shows pin function select for PINSEL4 (partial).

# Table D.1 – Pin function select register bits

PINSEL09 values	Function	Value after reset
00	Primary (default) function, typically GPIO port	
01	First alternate function	00
10	Second alternate function	
11	Third alternate function	

# Table D.2- Pin function select register 3

PINSEL3	Pin name	Function when 00	Function when 01	Function when 10	Function when 11	Reset value	LED
19:18	P1.25	GPIO Port 1.25	MCOA1	Reserved	MAT1.1		
21:20	P1.26	GPIO Port 1.26	MCOB1	PWM1.6	CAP0.0		
23:22	P1.27	GPIO Port 1.27	CLKOUT	USB_OVRCR	CAP0.1		
25:24	P1.28	GPIO Port 1.28	MCOA2	PCAP1.0	MAT0.0		LED[7]
27:26	P1.29	GPIO Port 1.29	MCOB2	PCAP1.1	MAT0.1	00	LED[6]
29:28	P1.30	GPIO Port 1.30	Reserved	V <sub>BUS</sub>	AD0.4		
31:30	P1.31	GPIO Port 1.31	Reserved	SCK1	AD0.5		LED[5]

# Table D.3- Pin function select register 4

PINSEL4	Pin name	Function when 00	Function when 01	Function when 10	Function when 11	Reset value	LED
1:0	P2.0	GPIO Port 2.0	PWM1.1	TXD1	Reserved		
3:2	P2.1	GPIO Port 2.1	PWM1.2	RXD1	Reserved		

5:4	P2.2	GPIO Port 2.2	PWM1.3	CTS1	Reserved		LED[4]
7:6	P2.3	GPIO Port 2.3	PWM1.4	DCD1	Reserved	]	LED[3]
9:8	P2.4	GPIO Port 2.4	PWM1.5	DSR1	Reserved	00	LED[2]
11:10	P2.5	GPIO Port 2.5	PWM1.6	DTR1	Reserved		LED[1]
13:12	P2.6	GPIO Port 2.6	PCAP1.6	RI1	Reserved	]	LED[0]
15:14	P2.7	GPIO Port 2.7	RD2	RTS1	Reserved	]	
17:16	P2.8	GPIO Port 2.8	TD2	TXD2	ENET_MDC		

#### b) Pin mode:

Each GPIO pin can be either input or output and can be configured to use a pull-up resistor, a pull-down resistor, or no resistor at all. "Fig.35" below, taken from NXP's LPC17xx datasheet, shows the general structure for a GPIO pin.



Fig 35. Standard I/O pin configuration with analog input

For configuration as output, the pull-up "resistor" can generate a "high" (or logic 1) state, while the pulldown "resistor" can generate a "low" (or logic 0) state. There is a two bit field in the register named **PINMODEx** that determines the GPIO pin configuration. The PINMODE registers control the input mode of all ports. This includes the use of the on-chip pull-up/pull-down resistor feature and a special open-drain operating mode. The on-chip pull-up/pull-down resistor can be selected for every port pin regardless of the function on this pin with the exception of the I2C pins for the I2C0 interface and the USB pins. The next table shows how the configuration is done.

Table 70. Fill Mod	e select register bits	
PINMODE0 to PINMODE9 Values	Function	Value after Reset
00	Pin has an on-chip pull-up resistor enabled.	00
01	Repeater mode (see text below).	
10	Pin has neither pull-up nor pull-down resistor enabled.	
11	Pin has an on-chip pull-down resistor enabled.	

Table 76. Pin Mode Select register Bits

For more information, refer to tables 87-93 of the LPC17xx User manual.

#### c) Using the GPIO:

The following table lists the registers associated with GPIOs. When using a given pin as I/O we write and read from these registers' individual bits.

Generic Name	Description	Access	Reset value	PORTn Register Name & Address
FIODIR	Fast GPIO Port Direction control register. This register individually controls the direction of each port pin.	R/W	0	FIC0DIR - 0x2009 C000 FIC1DIR - 0x2009 C020 FIC2DIR - 0x2009 C040 FIC3DIR - 0x2009 C060 FIC4DIR - 0x2009 C080
FIOMASK	Fast Mask register for port. Writes, sets, clears, and reads to port (done via writes to FIOPIN, FIOSET, and FIOCLR, and reads of FIOPIN) alter or return only the bits enabled by zeros in this register.	R/W	0	FICOMASK - 0x2009 C010 FIC1MASK - 0x2009 C030 FIC2MASK - 0x2009 C050 FIC3MASK - 0x2009 C070 FIC4MASK - 0x2009 C090
FIOPIN	Fast Port Pin value register using FIOMASK. The current state of digital port pins can be read from this register, regardless of pin direction or alternate function selection (as long as pins are not configured as an input to ADC). The value read is masked by ANDing with inverted FIOMASK. Writing to this register places corresponding values in all bits enabled by zeros in FIOMASK. Important: if an FIOPIN register is read, its bit(s) masked with	R/W	0	FICOPIN - 0x2009 C014 FIC1PIN - 0x2009 C034 FIC2PIN - 0x2009 C034 FIC3PIN - 0x2009 C054 FIC3PIN - 0x2009 C074 FIC4PIN - 0x2009 C094
	1 in the FIOMASK register will be read as 0 regardless of the physical pin state.			
FIOSET	Fast Port Output Set register using FIOMASK. This register controls the state of output pins. Writing 1s produces highs at the corresponding port pins. Writing 0s has no effect. Reading this register returns the current contents of the port output register. Only bits enabled by 0 in FIOMASK can be altered.	R/W	0	FIO0SET - 0x2009 C018 FIO1SET - 0x2009 C038 FIO2SET - 0x2009 C058 FIO3SET - 0x2009 C078 FIO4SET - 0x2009 C098
FIOCLR	Fast Port Output Clear register using FIOMASK. This register controls the state of output pins. Writing 1s produces lows at the corresponding port pins. Writing 0s has no effect. Only bits enabled by 0 in FIOMASK can be altered.	wo	0	FIO0CLR - 0x2009 C01C FIO1CLR - 0x2009 C03C FIO2CLR - 0x2009 C05C FIO3CLR - 0x2009 C07C FIO4CLR - 0x2009 C09C

Table 101. GPIO register map (local bus accessible registers - enhanced GPIO features)

[1] Reset value reflects the data stored in used bits only. It does not include reserved bits content.

Selected GPIO pins can also be set to generate interrupts. The push button INT0 is connected to pin P2.10 of the LPC1768 microprocessor. This pin can be a source of external interrupts to the MCU. The table below shows different functionalities that can be assigned to P2.10 pin.

Bits 21:20 of PINSEL4	Function	Value after reset
00	GPIO P2.10 pin (default)	
01	<b>EINTO</b>	00
10	NMI	00
11	Reserved	

## Table E.1 – Pin functions for P2.10

If you plan to use P2.10 as GPIO, then you should also enable this source of interrupt as described in section 9.5.6 of the LPC17xx user manual. Note that you can set the P2.10 pin to be sensitive to either the rising edge or the falling edge. More information on clearing the interrupt pending bit can be found in table 123 in section 9.5.6.1, page 139 of the user manual.

### 5. Polling vs. Interrupts

"Polling is like picking up your phone every few seconds to see if you have a call."

Polling the device usually means reading its status register every so often until the device's status changes to indicate that it has completed some request. It takes CPU time even when no requests are pending. However, it can be efficient if events arrive rapidly.

Interrupts are an alternative to polling. Each device is given a wire (interrupt line) that it can use to signal the processor. When an interrupt is signaled, the processor executes a routine called an interrupt handler to deal with the interrupt. This approach has no overhead when no requests are pending.



A nonmaskable interrupt (NMI) is an interrupt that cannot be ignored by standard interrupt masking techniques in the system. It is typically used to signal attention for non-recoverable hardware errors. On receipt of an NMI request, immediate execution of the NMI handler is guaranteed unless the system is completely locked up. NMI is very important for many safety-critical applications.

## 6. References

 Block diagram of MCB1700 board; <u>http://www.keil.com/support/man/docs/mcb1700/mcb1700\_to\_block.htm</u>
Cortex-M3 based microcontrollers with Ethernet, USB, CAN and 12-bit ADC; <u>http://www.nxp.com/documents/leaflet/75016846.pdf</u>
LPC17xx User Manual; http://www.nxp.com/documents/user\_manual/UM10360.pdf

[4] Schematic Diagram for the MCB1700 board;

http://www.keil.com/mcb1700/mcb1700-schematics.pdf

[5] ECE 222 lab manual at UWaterloo; <u>https://ece.uwaterloo.ca/~ece222/ECE222\_Manual\_DRAFT.pdf</u>

[6] ECE 455 lab manual at UWaterloo; https://ece.uwaterloo.ca/~ece455/lab\_manual.pdf