



Introduction to (1st talk about IIR vs. FIR) (1)

Digital to Analog Converters (DAC) and Analog to Digital Converters (ADC)




A Basics

① DAC



Example: $(b_1 b_2 b_3 b_4)_2 = (0111)_2 = 7_{10}$



$$\begin{aligned}
 v_O &= k V_{REF} D_I \quad \text{MSB} \\
 &= k V_{REF} \left(b_1 \frac{1}{2} + b_2 \frac{1}{2^2} + \dots + b_n \frac{1}{2^n} \right) \quad \text{LSB} \\
 &= k \cdot V_{REF} \sum_{i=1}^n \frac{b_i}{2^i}
 \end{aligned}$$


2^n points $\Rightarrow 2^n$ output values

Definitions:


$$\begin{aligned}
 - \text{FSR} &\equiv \text{full scale range } V_{FSR} = k V_{REF} \\
 - \text{FSV} &\equiv \text{full scale value } V_{FSV} = (1 - 2^{-n}) V_{FSR} \\
 - \text{LSB} &\equiv \text{Resolution } \frac{V_{FSR}}{2^n}
 \end{aligned}$$

- This is called a multiplying DAC because v_O is obtained by multiplying $V_{REF} \times D_I$: $D_I = b_1 \cdot 2^{-1} + b_2 \cdot 2^{-2} + \dots + b_n \cdot 2^{-n}$

② **ADC** provides the inverse function of DAC!



$$D_0 = b_1 b_2 b_3$$



$$D_0 = b_1 \frac{1}{2} + b_2 \frac{1}{2^2} + \dots + b_n \frac{1}{2^n}$$

$$= \frac{V_I}{K \cdot V_{REF}} = \frac{V_I}{V_{FSR}}$$

Any input value in this range will be coded as "001"! We have an error $\triangleq$ quantization error [eq]

$+\frac{1}{2} \text{LSB}$

$-\frac{1}{2} \text{LSB}$

ideally


These transitions take place at odd numbers of $\frac{1}{2} \text{LSB}$; if not, then we have nonlinearities (errors)

Conversion time $\triangleq$ time for ADC to complete the transition!

B DA Techniques

3

Weighted Resistor DAC



$$\frac{v_o}{R_f} = -i_o$$


$$v_o = -\frac{R_f}{R} \cdot V_{REF} \left(b_1 \frac{1}{2} + b_2 \frac{1}{4} + b_3 \frac{1}{8} + \dots + b_n \frac{1}{2^n} \right)$$

Drawbacks - non-zero switch resistance
- wide spread of resistor values (exponential increase!)

Weighted - Capacitor DAC

Potentiometric DAC

Voltage-mode R-2R ladder



$$LSB = \frac{V_H - V_L}{2^n}$$


from

$$V_L \text{ to } (1 - \frac{1}{2^n})(V_H - V_L)$$

$$K = 1 + \frac{R_2}{R_1}$$

Advantage: we can interpolate between any V_L, V_H ! $\Rightarrow$ (4) $\neq$

© Current-mode R-2R ladder based DA



$$\begin{cases} i_1 = \frac{V_{REF}}{2R} = \frac{V_{REF}}{R} \cdot \frac{1}{2} \\ i_2 = \frac{V_{REF}}{4R} = \frac{V_{REF}}{R} \cdot \frac{1}{2^2} \\ \dots \\ i_n = \frac{V_{REF}}{R} \cdot \frac{1}{2^n} \end{cases}$$

$$\frac{v_o}{R_f} = -i_o$$

$$v_o = -R_f \cdot i_o$$

OBS: Note that $i_o + \bar{i}_o = (1 - 2^{-n}) \cdot \frac{V_{REF}}{R}$

independent of $D_I = b_1 b_2 b_3 \dots b_n$!


$\bar{i}_o$ is said to be complementary to i_o

$$v_o = -\left(\frac{R_f}{R}\right) V_{REF} \cdot \left(b_1 \frac{1}{2} + b_2 \frac{1}{2^2} + \dots + b_n \frac{1}{2^n}\right)$$

$$\triangleq K = -\frac{R_f}{R}$$


$$v_o = K V_{REF} \left(b_1 \frac{1}{2} + b_2 \frac{1}{2^2} + \dots + b_n \frac{1}{2^n}\right)$$

R-String architecture (used inside LPC1768)



- Advantages:
- simple (needs only identical resistors)
 - fast for $< 8-10$ bits
 - monotonic (inherently)
 - compatible w/ purely digital technologies
 - low power

- Disadvantages:
- 2^n resistors and 2^n switches for n bits.
 $\Rightarrow$ high element count, high area!
 - high settling time for $n > 10$





C AD techniques

- a) DAC based AD conversion:
 - "Successive-approximation converter" ← uses SAR (successive approximation register)
- b) Charge-redistribution converter
- c) flash converters
- d) subranging converters
- e) integrating-type converters.


a) DAC based A-D Conversion (used by LPC 1768)

Example:



SAR adjusts DAC's input code until DAC's output comes within $\frac{1}{2}$ LSB of input voltage V_I !

c) Flash converters



$2^n - 1$ reference levels.

bank of $2^n - 1$ high-speed latched comparators!

DAC - 10 bit
- resistor string architecture
- maximum update rate 1 MHz

ADC: - 12-bit successive approximation.
- conversion rate 200 kHz

IRQ vs. FIQ

Fast interrupt - (available in ARM 7/9/10/11)
- not available in cortex-M3
- however, interrupt priority handling and nested interrupt support are included in the "interrupt support"

- FIQ - fast interrupt, higher priority (than IRQ) which is prioritized by disabling IRQ during request servicing; patented by ARM.
- IRQ - normal priority