


1



More on FSM's

(Finite State Machines)

a) Mealy machine



Mealy machine: edge detector of rising edges.



```

library ieee;
use ieee.std_logic_1164.all;
entity edge-detect is
  port(
    clk, reset : in std_logic;
    level : in std_logic;
    tick : out std_logic
  );
end edge-detect;
  
```

architecture mealy-arch of edge-detect is

```
type state_type is (S0, S1);
```

```
signal state, state-next: state_type;
```

begin

-- state register; process #1

```
process (clk, register)
```

```
begin if (reset = '1')
```

```
  state <- S0;
```

```
elseif (clk'event and clk = '1') then
```

```
  state <- state-next;
```

```
end if;
```

```
end process;
```

← Use two processes model!

-- next state & output logic; process#2

process (state, level)

begin

state-next \leftarrow state;

tick \leftarrow '0';

case state is

when $S_0 \Rightarrow$

[if level = '1' then

state-next $\leftarrow S_1$;

tick \leftarrow '1';

end if;

when $S_1 \Rightarrow$

[if level = '0' then

state-next $\leftarrow S_0$;




end if;

end case;

end process;

end mealy-arch;

b) Moore machine:



Note: entity declaration is the same!

```

architecture moore-arch of edge-detector is
begin
  -- state register; process #1
  begin
    if (reset = '1') then
      state <- S0;
    elsif (clk'event and clk = '1') then
      state <- state-next;
    end if;
  end process;
  -- next state and output logic; process #2
  process (state, level)
  begin
    state-next <- state;
    tick <- '0';
    case state is
      when S0 =>
        if (level = '1') then
          state-next <- S1;
        end if;
      when S1 =>
        tick <- '1';
        if (level = '1') then
          state-next <- S2;
        else
          state-next <- S0;
        end if;
      when S2 =>
        if (level = '0') then
          state-next <- S0;
        end if;
    end case;
  end process;
end moore-arch;

```