




More on FSM's (Finite State Machines)

a) Mealy machine



Mealy machine : edge detector of rising edges.



```

library ieee;
use ieee.std-logic-1164.all;

entity edge-detect is
  port(
    clk, reset : in std-logic;
    level : in std-logic;
    tick : out std-logic
  );
end edge-detect;
  
```

```

architecture mealy-arch of edge-detect is
  type state-type (S0, S1);
  signal state, state-next : state-type;

begin
  -- state register ; process #1
  process (clk, reset)
  begin
    if (reset = '1')
      state <= S0;
    elsif (clk'event and clk = '1') then
      state <= state-next;
    end if;
  end process;
end mealy-arch;
  
```

Use two processes model!

-- next state & output logic; process#2

process (state, level)

begin

state-next $\leftarrow$ state;

tick $\leftarrow$ '0';

case state is

when S0 =>

if level = '1' then

state-next $\leftarrow$ S1;

tick $\leftarrow$ '1';

end if;

when S1 =>

if level = '0' then

state-next $\leftarrow$ S0;




end if;

end case;

end process;

end mealy-arch;

b) Moore machine:



Notes Entity declaration is the same!

architecture moore-arch of edge-detector is

type state-type is (S0, S1, S2);

signal state, state-next: state-type;

begin

-- state register; process #1

begin

if (reset = '1') then

state ≤ S0;

elsif (clk'event and clk = '1') then

state ≤ state-next;

end if;

end process;

-- next state and output logic; process #2

process (state, level)

begin

state-next ≤ state;

tick ≤ '0';

case state is

when S0 =>

if (level = '1') then

state-next ≤ S1;

end if;

when S1 =>

tick ≤ '1';

if (level = '1') then state-next ≤ S2;

else state-next ≤ S0;

end if;

when S2 =>

if (level = '0') then

state-next ≤ S0;

end if;

end case;

end process;

end moore-arch;