


Introduction to VHDL "fourbit_adder.vhd"



fourbit_adder.vhd

```

entity fourbit_adder is
--
end fourbit_adder;

```

design has one entity declaration

```

architecture my_structure of fourbit_adder is
    component, signals declarations
    begin
        port maps, etc.
    end
end my_structure;

```

entity has at least one architecture declarations!

-- this is a comment! because it starts w/ "--"

- component declarations

- signal declarations


- port map **example:**

use c_0, c_1 to
port map.

b_adder6: FULL-ADDER port map (a(0), b(0), c_0 , z(0), c_1);

↑ declared and described in full_adder.vhd

"visualization" of port map:



Next time: { - You must read VHDL introduction (see website of class)
- We'll discuss FSM's in VHDL